Searched refs:DPIO_CH0 (Results 1 – 6 of 6) sorted by relevance
/openbmc/linux/drivers/gpu/drm/i915/ |
H A D | intel_gvt_mmio_table.c | 1166 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 0)); in iterate_bxt_mmio() 1167 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 1)); in iterate_bxt_mmio() 1168 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 2)); in iterate_bxt_mmio() 1169 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 3)); in iterate_bxt_mmio() 1170 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 6)); in iterate_bxt_mmio() 1171 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 8)); in iterate_bxt_mmio() 1172 MMIO_D(BXT_PORT_PLL(DPIO_PHY0, DPIO_CH0, 9)); in iterate_bxt_mmio() 1216 MMIO_D(BXT_PORT_PLL(DPIO_PHY1, DPIO_CH0, 0)); in iterate_bxt_mmio() 1217 MMIO_D(BXT_PORT_PLL(DPIO_PHY1, DPIO_CH0, 1)); in iterate_bxt_mmio() 1218 MMIO_D(BXT_PORT_PLL(DPIO_PHY1, DPIO_CH0, 2)); in iterate_bxt_mmio() [all …]
|
/openbmc/linux/drivers/gpu/drm/i915/display/ |
H A D | intel_display_power_well.c | 1322 PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH0, 0) | in assert_chv_phy_status() 1323 PHY_STATUS_SPLINE_LDO(DPIO_PHY0, DPIO_CH0, 1) | in assert_chv_phy_status() 1330 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 0) | in assert_chv_phy_status() 1331 PHY_STATUS_SPLINE_LDO(DPIO_PHY1, DPIO_CH0, 1)); in assert_chv_phy_status() 1345 PHY_CH_POWER_DOWN_OVRD(0xf, DPIO_PHY0, DPIO_CH0) | in assert_chv_phy_status() 1347 phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY0, DPIO_CH0); in assert_chv_phy_status() 1360 PHY_CH_POWER_DOWN_OVRD(0x3, DPIO_PHY0, DPIO_CH0))) in assert_chv_phy_status() 1363 PHY_CH_POWER_DOWN_OVRD(0xc, DPIO_PHY0, DPIO_CH0))) in assert_chv_phy_status() 1383 phy_status |= PHY_STATUS_CMN_LDO(DPIO_PHY1, DPIO_CH0); in assert_chv_phy_status() 1526 if (ch == DPIO_CH0) in assert_chv_phy_powergate() [all …]
|
H A D | intel_dpio_phy.c | 171 [DPIO_CH0] = { .port = PORT_B }, 181 [DPIO_CH0] = { .port = PORT_A }, 194 [DPIO_CH0] = { .port = PORT_B }, 204 [DPIO_CH0] = { .port = PORT_A }, 214 [DPIO_CH0] = { .port = PORT_C }, 254 *ch = DPIO_CH0; in bxt_port_to_phy_channel() 269 *ch = DPIO_CH0; in bxt_port_to_phy_channel() 649 return DPIO_CH0; in vlv_dig_port_to_channel() 677 return DPIO_CH0; in vlv_pipe_to_channel() 856 if (ch == DPIO_CH0) in chv_phy_pre_pll_enable() [all …]
|
H A D | intel_dpio_phy.h | 19 DPIO_CH0, enumerator
|
H A D | intel_display_power.c | 1767 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR, DPIO_PHY0, DPIO_CH0) | in chv_phy_control_init() 1769 PHY_CH_POWER_MODE(PHY_CH_DEEP_PSR, DPIO_PHY1, DPIO_CH0); in chv_phy_control_init() 1787 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY0, DPIO_CH0); in chv_phy_control_init() 1790 PHY_CH_POWER_DOWN_OVRD(mask, DPIO_PHY0, DPIO_CH0); in chv_phy_control_init() 1819 PHY_CH_POWER_DOWN_OVRD_EN(DPIO_PHY1, DPIO_CH0); in chv_phy_control_init() 1822 PHY_CH_POWER_DOWN_OVRD(mask, DPIO_PHY1, DPIO_CH0); in chv_phy_control_init()
|
/openbmc/linux/drivers/gpu/drm/i915/gvt/ |
H A D | handlers.c | 540 enum dpio_channel ch = DPIO_CH0; in bxt_vgpu_get_dp_bitrate() 548 ch = DPIO_CH0; in bxt_vgpu_get_dp_bitrate() 552 ch = DPIO_CH0; in bxt_vgpu_get_dp_bitrate() 2765 MMIO_DH(BXT_PORT_PCS_DW12_GRP(DPIO_PHY0, DPIO_CH0), D_BXT, in init_bxt_mmio_info() 2767 MMIO_DH(BXT_PORT_TX_DW3_LN0(DPIO_PHY0, DPIO_CH0), D_BXT, in init_bxt_mmio_info() 2773 MMIO_DH(BXT_PORT_PCS_DW12_GRP(DPIO_PHY1, DPIO_CH0), D_BXT, in init_bxt_mmio_info() 2775 MMIO_DH(BXT_PORT_TX_DW3_LN0(DPIO_PHY1, DPIO_CH0), D_BXT, in init_bxt_mmio_info()
|