Home
last modified time | relevance | path

Searched refs:DDR3PHY_DSGCR (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/include/soc/at91/
H A Dsama7-ddr.h40 #define DDR3PHY_DSGCR (0x2C) /* DDR3PHY DDR System General Configuration Register */ macro
/openbmc/linux/arch/arm/mach-at91/
H A Dpm_suspend.S208 ldr tmp1, [r3, #DDR3PHY_DSGCR]
210 str tmp1, [r3, #DDR3PHY_DSGCR]
235 ldr tmp1, [r3, #DDR3PHY_DSGCR]
237 str tmp1, [r3, #DDR3PHY_DSGCR]