Home
last modified time | relevance | path

Searched refs:CSR_DPC (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/riscv/include/asm/
H A Dencoding.h255 #define CSR_DPC 0x7b1 macro
/openbmc/qemu/target/riscv/
H A Dcpu_bits.h363 #define CSR_DPC 0x7b1 macro