Searched refs:CLK_G3D (Results 1 – 14 of 14) sorted by relevance
/openbmc/linux/include/dt-bindings/clock/ |
H A D | exynos5250.h | 153 #define CLK_G3D 349 macro
|
H A D | s5pv210.h | 112 #define CLK_G3D 94 macro
|
H A D | exynos4.h | 114 #define CLK_G3D 276 macro
|
H A D | exynos5420.h | 182 #define CLK_G3D 501 macro
|
H A D | exynos3250.h | 188 #define CLK_G3D 182 macro
|
/openbmc/linux/drivers/clk/samsung/ |
H A D | clk-s5pv210.c | 630 GATE(CLK_G3D, "g3d", "dout_hclkm", CLK_GATE_IP0, 8, 0, 0), 692 GATE(CLK_G3D, "g3d", "dout_hclkd", CLK_GATE_IP0, 8, 0, 0),
|
H A D | clk-exynos5250.c | 549 GATE(CLK_G3D, "g3d", "div_aclk400_g3d", GATE_IP_G3D, 0,
|
H A D | clk-exynos3250.c | 618 GATE(CLK_G3D, "g3d", "div_aclk_200", GATE_IP_G3D, 0, 0, 0),
|
H A D | clk-exynos4.c | 732 GATE(CLK_G3D, "g3d", "aclk200", GATE_IP_G3D, 0, 0, 0),
|
H A D | clk-exynos5420.c | 1268 GATE(CLK_G3D, "g3d", "mout_user_aclk_g3d", GATE_IP_G3D, 9,
|
/openbmc/linux/arch/arm/boot/dts/samsung/ |
H A D | exynos4.dtsi | 401 * CLK_G3D is not actually bus clock but a IP-level clock. 404 clocks = <&clock CLK_G3D>,
|
H A D | exynos3250.dtsi | 651 clocks = <&cmu CLK_G3D>,
|
H A D | exynos5250.dtsi | 345 clocks = <&clock CLK_G3D>;
|
H A D | exynos5420.dtsi | 830 clocks = <&clock CLK_G3D>;
|