Home
last modified time | relevance | path

Searched refs:chips (Results 51 – 75 of 898) sorted by relevance

12345678910>>...36

/openbmc/linux/drivers/net/ethernet/broadcom/bnx2x/
H A Dbnx2x_dump.h49 u32 chips; member
58 u32 chips; member
/openbmc/linux/Documentation/hwmon/
H A Dhs3001.rst6 Supported chips:
23 This driver implements support for the Renesas HS3001 chips, a humidity
H A Dw83627hf.rst4 Supported chips:
42 the Winbond W83627HF, W83627THF, W83697HF and W83637HF Super I/O chips.
43 We will refer to them collectively as Winbond chips.
51 If you really want i2c accesses for these Super I/O chips,
57 VID reading. However the two chips have the identical 128 pin package. So,
H A Dadt7411.rst4 Supported chips:
20 be other chips that implement this interface.
/openbmc/openpower-hw-diags/test/
H A Dtest-pdbg-dts.cpp244 std::vector<libhei::Chip> chips; in TEST() local
245 getActiveChips(chips); in TEST()
247 trace::inf("chips size: %u", chips.size()); in TEST()
248 EXPECT_EQ(2, chips.size()); in TEST()
/openbmc/linux/Documentation/devicetree/bindings/memory-controllers/ddr/
H A Djedec,lpddr-channel.yaml11 CK, etc.) that connect one or more LPDDR chips to a host system. The main
13 amount of individual LPDDR chips and the ranks per chip.
32 chips, and the CA, CS, etc. pins of the different chips all shorted
/openbmc/linux/drivers/pinctrl/
H A Dpinctrl-mcp23s08_spi.c152 int chips; in mcp23s08_probe() local
178 chips = hweight_long(spi_present_mask); in mcp23s08_probe()
180 data = devm_kzalloc(dev, struct_size(data, chip, chips), GFP_KERNEL); in mcp23s08_probe()
187 data->mcp[addr] = &data->chip[--chips]; in mcp23s08_probe()
/openbmc/linux/drivers/hwmon/
H A DKconfig168 sensor chips.
252 chips.
660 sensor chips.
682 sensor chips.
693 sensor chips.
1032 ADC chips.
1162 sensor chips.
1185 sensor chips.
1328 sensor chips.
1369 sensor chips.
[all …]
/openbmc/linux/Documentation/devicetree/bindings/media/
H A Dsi4713.txt13 - interrupts-extended: Interrupt specifier for the chips interrupt
14 - reset-gpios: GPIO specifier for the chips reset line
/openbmc/u-boot/doc/device-tree-bindings/mtd/spi/
H A Dspi-flash.txt1 * MTD SPI driver for serial flash chips
9 drivers/mtd/spi/spi_flash_ids.c for the list of supported chips.
/openbmc/linux/Documentation/i2c/
H A Dsummary.rst25 and hardware monitoring chips.
37 one or more *master* chips and one or more *slave* chips.
57 video-related chips.
/openbmc/linux/drivers/i2c/muxes/
H A Di2c-mux-ltc4306.c52 static const struct chip_desc chips[] = { variable
201 { .compatible = "lltc,ltc4305", .data = &chips[ltc_4305] },
202 { .compatible = "lltc,ltc4306", .data = &chips[ltc_4306] },
221 chip = &chips[i2c_match_id(ltc4306_id, client)->driver_data]; in ltc4306_probe()
/openbmc/linux/drivers/nfc/nxp-nci/
H A DKconfig6 Generic core driver for NXP NCI chips such as the NPC100 (PN547),
20 chips.
/openbmc/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dloongson,eiointc.yaml13 This interrupt controller is found on the Loongson-3 family chips and
14 Loongson-2K series chips and is used to distribute interrupts directly to
/openbmc/linux/drivers/net/can/c_can/
H A DKconfig11 This driver adds support for the C_CAN/D_CAN chips connected
22 This driver adds support for the C_CAN/D_CAN chips connected
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dpinctrl-mcp23s08.txt28 multiple chips on the same chipselect. Have a look at
31 Required device specific properties (only for SPI chips):
34 chips - as the name suggests. Multiple SPI chips can share the same
40 least one bit to 1 for SPI chips.
58 IO 8-15 are bank 2. These chips have two different interrupt outputs:
/openbmc/u-boot/drivers/mtd/nand/raw/
H A Dnand_bbt.c525 int i, chips; in search_bbt() local
542 chips = this->numchips; in search_bbt()
546 chips = 1; in search_bbt()
550 for (i = 0; i < chips; i++) { in search_bbt()
574 for (i = 0; i < chips; i++) { in search_bbt()
846 chips = this->numchips; in check_create()
848 chips = 1; in check_create()
850 for (i = 0; i < chips; i++) { in check_create()
969 chips = this->numchips; in mark_bbt_region()
972 chips = 1; in mark_bbt_region()
[all …]
/openbmc/linux/drivers/mtd/lpddr/
H A Dlpddr_cmds.c75 chip = &lpddr->chips[0]; in lpddr_cmdset()
81 *chip = lpddr->chips[i]; in lpddr_cmdset()
486 struct flchip *chip = &lpddr->chips[chipnum]; in do_erase_oneblock()
514 struct flchip *chip = &lpddr->chips[chipnum]; in lpddr_read()
539 struct flchip *chip = &lpddr->chips[chipnum]; in lpddr_point()
580 chip = &lpddr->chips[chipnum]; in lpddr_point()
599 chip = &lpddr->chips[chipnum]; in lpddr_unpoint()
671 ret = do_write_buffer(map, &lpddr->chips[chipnum], in lpddr_writev()
719 struct flchip *chip = &lpddr->chips[chipnum]; in do_xxlock()
/openbmc/linux/Documentation/devicetree/bindings/iio/adc/
H A Drenesas,rcar-gyroadc.yaml80 thus for 8-channel operation, 8 chips are required.
82 of the TI/ADI chips to the GyroADC, while MISO line of each
88 8-channel operation, 8 chips are required.
90 of the MAX chips to the GyroADC, while MISO line of each Maxim
/openbmc/linux/drivers/mtd/chips/
H A Dcfi_cmdset_0020.c156 cfi->chips[i].word_write_time = 128; in cfi_cmdset_0020()
157 cfi->chips[i].buffer_write_time = 128; in cfi_cmdset_0020()
158 cfi->chips[i].erase_time = 1024; in cfi_cmdset_0020()
159 cfi->chips[i].ref_point_counter = 0; in cfi_cmdset_0020()
160 init_waitqueue_head(&(cfi->chips[i].wq)); in cfi_cmdset_0020()
983 chip = &cfi->chips[i]; in cfi_staa_sync()
1020 chip = &cfi->chips[i]; in cfi_staa_sync()
1154 ret = do_lock_oneblock(map, &cfi->chips[chipnum], adr); in cfi_staa_lock()
1321 chip = &cfi->chips[i]; in cfi_staa_suspend()
1352 chip = &cfi->chips[i]; in cfi_staa_suspend()
[all …]
H A Dgen_probe.c137 retcfi = kmalloc(struct_size(retcfi, chips, cfi.numchips), GFP_KERNEL); in genprobe_ident_chips()
146 memset(&retcfi->chips[0], 0, sizeof(struct flchip) * cfi.numchips); in genprobe_ident_chips()
150 struct flchip *pchip = &retcfi->chips[j++]; in genprobe_ident_chips()
/openbmc/linux/drivers/mtd/nand/raw/
H A DKconfig125 The CS553x companion chips for the AMD Geode processor
171 chips) NAND controller. This is the default for the PHYTEC 3250
182 Uses the LPC32XX MLC (i.e. for Multi Level Cell chips) NAND
228 Various Freescale chips, including the 8313, include a NAND Flash
240 Various Freescale chips e.g P1010, include a NAND Flash machine
286 Enable the driver for NAND flash chips on Texas Instruments
300 Enables support for NAND Flash chips wired onto Socrates board.
309 Enables support for NAND Flash chips on the ST Microelectronics
324 Enables support for NAND Flash chips on Allwinner SoCs.
422 Enables support for NAND Flash chips on Intel's LGM SoC.
[all …]
H A Dnand_bbt.c557 int i, chips; in search_bbt() local
574 chips = nanddev_ntargets(&this->base); in search_bbt()
578 chips = 1; in search_bbt()
582 for (i = 0; i < chips; i++) { in search_bbt()
610 for (i = 0; i < chips; i++) { in search_bbt()
960 chips = nanddev_ntargets(&this->base); in check_create()
962 chips = 1; in check_create()
964 for (i = 0; i < chips; i++) { in check_create()
1139 chips = nanddev_ntargets(&this->base); in mark_bbt_region()
1142 chips = 1; in mark_bbt_region()
[all …]
/openbmc/linux/drivers/usb/host/
H A DKconfig222 Nuvoton NPCM chips.
231 OMAP3 and later chips.
250 ST SPEAr chips.
267 Atmel chips.
419 tristate "OHCI support for OMAP1/2 chips"
431 ST SPEAr chips.
448 S3C64xx chips.
458 NXP chips.
466 PXA27x/PXA3xx chips.
474 Atmel chips.
[all …]
/openbmc/linux/drivers/mtd/devices/
H A DKconfig58 This enables access to AT45xxx DataFlash chips, using SPI.
59 Sometimes DataFlash chips are packaged inside MMC-format
76 Newer DataFlash chips (revisions C and D) support 128 bytes of
86 This enables access to Microchip 23K256 SRAM chips, using SPI.
96 This enables access to Microchip 48L640 EERAM chips, using SPI.
106 tristate "Support SST25L (non JEDEC) SPI Flash chips"
109 This enables access to the non JEDEC SST25L SPI flash chips, used

12345678910>>...36