Searched hist:e14538e0 (Results 1 – 4 of 4) sorted by relevance
/openbmc/linux/Documentation/devicetree/bindings/watchdog/ |
H A D | moxa,moxart-watchdog.txt | e14538e0 Fri Aug 02 09:40:45 CDT 2013 Jonas Jensen <jonas.jensen@gmail.com> watchdog: Add MOXA ART watchdog driver
This patch adds a watchdog driver for the main hardware watchdog timer found on MOXA ART SoCs.
The MOXA ART SoC provides one writable timer register, restarting the hardware once it reaches zero. The register is auto decremented every APB clock cycle.
Signed-off-by: Jonas Jensen <jonas.jensen@gmail.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@iguana.be> e14538e0 Fri Aug 02 09:40:45 CDT 2013 Jonas Jensen <jonas.jensen@gmail.com> watchdog: Add MOXA ART watchdog driver This patch adds a watchdog driver for the main hardware watchdog timer found on MOXA ART SoCs. The MOXA ART SoC provides one writable timer register, restarting the hardware once it reaches zero. The register is auto decremented every APB clock cycle. Signed-off-by: Jonas Jensen <jonas.jensen@gmail.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@iguana.be>
|
/openbmc/linux/drivers/watchdog/ |
H A D | moxart_wdt.c | e14538e0 Fri Aug 02 09:40:45 CDT 2013 Jonas Jensen <jonas.jensen@gmail.com> watchdog: Add MOXA ART watchdog driver
This patch adds a watchdog driver for the main hardware watchdog timer found on MOXA ART SoCs.
The MOXA ART SoC provides one writable timer register, restarting the hardware once it reaches zero. The register is auto decremented every APB clock cycle.
Signed-off-by: Jonas Jensen <jonas.jensen@gmail.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@iguana.be> e14538e0 Fri Aug 02 09:40:45 CDT 2013 Jonas Jensen <jonas.jensen@gmail.com> watchdog: Add MOXA ART watchdog driver This patch adds a watchdog driver for the main hardware watchdog timer found on MOXA ART SoCs. The MOXA ART SoC provides one writable timer register, restarting the hardware once it reaches zero. The register is auto decremented every APB clock cycle. Signed-off-by: Jonas Jensen <jonas.jensen@gmail.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@iguana.be>
|
H A D | Makefile | e14538e0 Fri Aug 02 09:40:45 CDT 2013 Jonas Jensen <jonas.jensen@gmail.com> watchdog: Add MOXA ART watchdog driver
This patch adds a watchdog driver for the main hardware watchdog timer found on MOXA ART SoCs.
The MOXA ART SoC provides one writable timer register, restarting the hardware once it reaches zero. The register is auto decremented every APB clock cycle.
Signed-off-by: Jonas Jensen <jonas.jensen@gmail.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@iguana.be> e14538e0 Fri Aug 02 09:40:45 CDT 2013 Jonas Jensen <jonas.jensen@gmail.com> watchdog: Add MOXA ART watchdog driver This patch adds a watchdog driver for the main hardware watchdog timer found on MOXA ART SoCs. The MOXA ART SoC provides one writable timer register, restarting the hardware once it reaches zero. The register is auto decremented every APB clock cycle. Signed-off-by: Jonas Jensen <jonas.jensen@gmail.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@iguana.be>
|
H A D | Kconfig | e14538e0 Fri Aug 02 09:40:45 CDT 2013 Jonas Jensen <jonas.jensen@gmail.com> watchdog: Add MOXA ART watchdog driver
This patch adds a watchdog driver for the main hardware watchdog timer found on MOXA ART SoCs.
The MOXA ART SoC provides one writable timer register, restarting the hardware once it reaches zero. The register is auto decremented every APB clock cycle.
Signed-off-by: Jonas Jensen <jonas.jensen@gmail.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@iguana.be> e14538e0 Fri Aug 02 09:40:45 CDT 2013 Jonas Jensen <jonas.jensen@gmail.com> watchdog: Add MOXA ART watchdog driver This patch adds a watchdog driver for the main hardware watchdog timer found on MOXA ART SoCs. The MOXA ART SoC provides one writable timer register, restarting the hardware once it reaches zero. The register is auto decremented every APB clock cycle. Signed-off-by: Jonas Jensen <jonas.jensen@gmail.com> Reviewed-by: Guenter Roeck <linux@roeck-us.net> Signed-off-by: Wim Van Sebroeck <wim@iguana.be>
|