Searched hist:"183 ca111" (Results 1 – 1 of 1) sorted by relevance
183ca111 Tue Feb 25 14:08:51 CST 2014 Felipe Balbi <balbi@ti.com> usb: dwc3: core: define bit 10 of GCTL registerThis bit is necessary for implemeting workaroundfor known issue with some revisions of this core.Signed-off-by: Felipe Balbi <balbi@ti.com>