Searched hist:"03 f4201b" (Results 1 – 2 of 2) sorted by relevance
/openbmc/linux/arch/powerpc/boot/dts/fsl/ |
H A D | p5020si-pre.dtsi | 03f4201b Mon Nov 07 10:22:36 CST 2011 Kumar Gala <galak@kernel.crashing.org> powerpc/85xx: Rework P5020DS device tree
Utilize new split between board & SoC, and new SoC device trees split into pre & post utilizing 'template' includes for SoC IP blocks.
Other changes include: * Adding of MPIC timer blocks * Dropping "fsl,p5020-IP..." from compatibles for standard blocks * Removed mpic interrupt-parent from dcsr-epu node, just use top level * Removed mpic interrupt-parent from sec nodes, just use top level
Signed-off-by: Kumar Gala <galak@kernel.crashing.org> 03f4201b Mon Nov 07 10:22:36 CST 2011 Kumar Gala <galak@kernel.crashing.org> powerpc/85xx: Rework P5020DS device tree Utilize new split between board & SoC, and new SoC device trees split into pre & post utilizing 'template' includes for SoC IP blocks. Other changes include: * Adding of MPIC timer blocks * Dropping "fsl,p5020-IP..." from compatibles for standard blocks * Removed mpic interrupt-parent from dcsr-epu node, just use top level * Removed mpic interrupt-parent from sec nodes, just use top level Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
|
H A D | p5020si-post.dtsi | 03f4201b Mon Nov 07 10:22:36 CST 2011 Kumar Gala <galak@kernel.crashing.org> powerpc/85xx: Rework P5020DS device tree
Utilize new split between board & SoC, and new SoC device trees split into pre & post utilizing 'template' includes for SoC IP blocks.
Other changes include: * Adding of MPIC timer blocks * Dropping "fsl,p5020-IP..." from compatibles for standard blocks * Removed mpic interrupt-parent from dcsr-epu node, just use top level * Removed mpic interrupt-parent from sec nodes, just use top level
Signed-off-by: Kumar Gala <galak@kernel.crashing.org> 03f4201b Mon Nov 07 10:22:36 CST 2011 Kumar Gala <galak@kernel.crashing.org> powerpc/85xx: Rework P5020DS device tree Utilize new split between board & SoC, and new SoC device trees split into pre & post utilizing 'template' includes for SoC IP blocks. Other changes include: * Adding of MPIC timer blocks * Dropping "fsl,p5020-IP..." from compatibles for standard blocks * Removed mpic interrupt-parent from dcsr-epu node, just use top level * Removed mpic interrupt-parent from sec nodes, just use top level Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
|