/openbmc/linux/Documentation/devicetree/bindings/arm/tegra/ |
H A D | nvidia,tegra186-pmc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/arm/tegra/nvidia,tegra186-pmc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: NVIDIA Tegra Power Management Controller (PMC) 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 16 - nvidia,tegra186-pmc 17 - nvidia,tegra194-pmc 18 - nvidia,tegra234-pmc [all …]
|
/openbmc/linux/drivers/soc/tegra/ |
H A D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 2 obj-y += fuse/ 3 obj-y += cbb/ 5 obj-y += common.o 6 obj-$(CONFIG_SOC_TEGRA_FLOWCTRL) += flowctrl.o 7 obj-$(CONFIG_SOC_TEGRA_PMC) += pmc.o 8 obj-$(CONFIG_SOC_TEGRA20_VOLTAGE_COUPLER) += regulators-tegra20.o 9 obj-$(CONFIG_SOC_TEGRA30_VOLTAGE_COUPLER) += regulators-tegra30.o 10 obj-$(CONFIG_ARCH_TEGRA_186_SOC) += ari-tegra186.o
|
H A D | pmc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * drivers/soc/tegra/pmc.c 6 * Copyright (c) 2018-2023, NVIDIA CORPORATION. All rights reserved. 12 #define pr_fmt(fmt) "tegra-pmc: " fmt 14 #include <linux/arm-smccc.h> 16 #include <linux/clk-provider.h> 18 #include <linux/clk/clk-conf.h> 37 #include <linux/pinctrl/pinconf-generic.h> 54 #include <soc/tegra/pmc.h> 56 #include <dt-bindings/interrupt-controller/arm-gic.h> [all …]
|
/openbmc/linux/arch/arm64/boot/dts/nvidia/ |
H A D | tegra186.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/clock/tegra186-clock.h> 3 #include <dt-bindings/gpio/tegra186-gpio.h> 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/mailbox/tegra186-hsp.h> 6 #include <dt-bindings/memory/tegra186-mc.h> 7 #include <dt-bindings/pinctrl/pinctrl-tegra-io-pad.h> 8 #include <dt-bindings/power/tegra186-powergate.h> 9 #include <dt-bindings/reset/tegra186-reset.h> 10 #include <dt-bindings/thermal/tegra186-bpmp-thermal.h> [all …]
|
H A D | tegra186-p3310.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include "tegra186.dtsi" 4 #include <dt-bindings/mfd/max77620.h> 8 compatible = "nvidia,p3310", "nvidia,tegra186"; 27 stdout-path = "serial0:115200n8"; 38 phy-reset-gpios = <&gpio TEGRA186_MAIN_GPIO(M, 4) 40 phy-handle = <&phy>; 41 phy-mode = "rgmii"; 44 #address-cells = <1>; 45 #size-cells = <0>; [all …]
|
H A D | tegra194.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/clock/tegra194-clock.h> 3 #include <dt-bindings/gpio/tegra194-gpio.h> 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/mailbox/tegra186-hsp.h> 6 #include <dt-bindings/pinctrl/pinctrl-tegra-io-pad.h> 7 #include <dt-bindings/pinctrl/pinctrl-tegra.h> 8 #include <dt-bindings/power/tegra194-powergate.h> 9 #include <dt-bindings/reset/tegra194-reset.h> 10 #include <dt-bindings/thermal/tegra194-bpmp-thermal.h> [all …]
|
H A D | tegra186-p3509-0000+p3636-0001.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include <dt-bindings/input/linux-event-codes.h> 5 #include <dt-bindings/input/gpio-keys.h> 6 #include <dt-bindings/mfd/max77620.h> 8 #include "tegra186.dtsi" 12 compatible = "nvidia,p3509-0000+p3636-0001", "nvidia,tegra186"; 30 stdout-path = "serial0:115200n8"; 41 phy-reset-gpios = <&gpio_aon TEGRA186_AON_GPIO(AA, 6) GPIO_ACTIVE_LOW>; 42 phy-handle = <&phy>; [all …]
|
H A D | tegra234.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 3 #include <dt-bindings/clock/tegra234-clock.h> 4 #include <dt-bindings/gpio/tegra234-gpio.h> 5 #include <dt-bindings/interrupt-controller/arm-gic.h> 6 #include <dt-bindings/mailbox/tegra186-hsp.h> 7 #include <dt-bindings/memory/tegra234-mc.h> 8 #include <dt-bindings/pinctrl/pinctrl-tegra-io-pad.h> 9 #include <dt-bindings/power/tegra234-powergate.h> 10 #include <dt-bindings/reset/tegra234-reset.h> 11 #include <dt-bindings/thermal/tegra234-bpmp-thermal.h> [all …]
|
/openbmc/linux/drivers/gpio/ |
H A D | gpio-tegra186.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2016-2022 NVIDIA Corporation 18 #include <dt-bindings/gpio/tegra186-gpio.h> 19 #include <dt-bindings/gpio/tegra194-gpio.h> 20 #include <dt-bindings/gpio/tegra234-gpio.h> 21 #include <dt-bindings/gpio/tegra241-gpio.h> 115 for (i = 0; i < gpio->soc->num_ports; i++) { in tegra186_gpio_get_port() 116 const struct tegra_gpio_port *port = &gpio->soc->ports[i]; in tegra186_gpio_get_port() 118 if (*pin >= start && *pin < start + port->pins) { in tegra186_gpio_get_port() 119 *pin -= start; in tegra186_gpio_get_port() [all …]
|
/openbmc/linux/drivers/gpu/drm/tegra/ |
H A D | vic.c | 1 // SPDX-License-Identifier: GPL-2.0-only 8 #include <linux/dma-mapping.h> 17 #include <soc/tegra/pmc.h> 52 writel(value, vic->regs + offset); in vic_writel() 61 if (vic->config->supports_sid && tegra_dev_iommu_get_stream_id(vic->dev, &stream_id)) { in vic_boot() 88 err = falcon_boot(&vic->falcon); in vic_boot() 92 hdr = vic->falcon.firmware.virt; in vic_boot() 97 hdr = vic->falcon.firmware.virt + in vic_boot() 101 falcon_execute_method(&vic->falcon, VIC_SET_FCE_UCODE_SIZE, in vic_boot() 104 &vic->falcon, VIC_SET_FCE_UCODE_OFFSET, in vic_boot() [all …]
|
H A D | sor.c | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <linux/clk-provider.h> 17 #include <soc/tegra/pmc.h> 486 u32 value = readl(sor->regs + (offset << 2)); in tegra_sor_readl() 488 trace_sor_readl(sor->dev, offset, value); in tegra_sor_readl() 496 trace_sor_writel(sor->dev, offset, value); in tegra_sor_writel() 497 writel(value, sor->regs + (offset << 2)); in tegra_sor_writel() 504 clk_disable_unprepare(sor->clk); in tegra_sor_set_parent_clock() 506 err = clk_set_parent(sor->clk_out, parent); in tegra_sor_set_parent_clock() 510 err = clk_prepare_enable(sor->clk); in tegra_sor_set_parent_clock() [all …]
|
H A D | dc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 10 #include <linux/dma-mapping.h> 22 #include <soc/tegra/pmc.h> 43 stats->frames = 0; in tegra_dc_stats_reset() 44 stats->vblank = 0; in tegra_dc_stats_reset() 45 stats->underflow = 0; in tegra_dc_stats_reset() 46 stats->overflow = 0; in tegra_dc_stats_reset() 65 offset = 0x000 + (offset - 0x500); in tegra_plane_offset() 66 return plane->offset + offset; in tegra_plane_offset() 70 offset = 0x180 + (offset - 0x700); in tegra_plane_offset() [all …]
|
/openbmc/linux/drivers/ata/ |
H A D | ahci_tegra.c | 1 // SPDX-License-Identifier: GPL-2.0-only 21 #include <soc/tegra/pmc.h> 25 #define DRV_NAME "tegra-ahci" 184 struct tegra_ahci_priv *tegra = hpriv->plat_data; in tegra_ahci_handle_quirks() 187 if (tegra->sata_aux_regs && !tegra->soc->supports_devslp) { in tegra_ahci_handle_quirks() 188 val = readl(tegra->sata_aux_regs + SATA_AUX_MISC_CNTL_1_0); in tegra_ahci_handle_quirks() 190 writel(val, tegra->sata_aux_regs + SATA_AUX_MISC_CNTL_1_0); in tegra_ahci_handle_quirks() 196 struct tegra_ahci_priv *tegra = hpriv->plat_data; in tegra124_ahci_init() 208 writel(BIT(0), tegra->sata_regs + SCFG_OFFSET + T_SATA0_INDEX); in tegra124_ahci_init() 210 val = readl(tegra->sata_regs + in tegra124_ahci_init() [all …]
|
/openbmc/linux/drivers/clk/tegra/ |
H A D | clk-tegra210.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * Copyright (c) 2012-2020 NVIDIA CORPORATION. All rights reserved. 8 #include <linux/clk-provider.h> 17 #include <dt-bindings/clock/tegra210-car.h> 18 #include <dt-bindings/reset/tegra210-car.h> 20 #include <soc/tegra/pmc.h> 23 #include "clk-id.h" 264 * SDM fractional divisor is 16-bit 2's complement signed number within 265 * (-2^12 ... 2^12-1) range. Represented in PLL data structure as unsigned 266 * 16-bit value, with "0" divisor mapped to 0xFFFF. Data "0" is used to [all …]
|
/openbmc/linux/drivers/usb/host/ |
H A D | xhci-tegra.c | 1 // SPDX-License-Identifier: GPL-2.0 5 * Copyright (c) 2014-2020, NVIDIA CORPORATION. All rights reserved. 11 #include <linux/dma-mapping.h> 32 #include <soc/tegra/pmc.h> 321 return readl(tegra->fpci_base + offset); in fpci_readl() 327 writel(value, tegra->fpci_base + offset); in fpci_writel() 332 return readl(tegra->ipfs_base + offset); in ipfs_readl() 338 writel(value, tegra->ipfs_base + offset); in ipfs_writel() 343 return readl(tegra->bar2_base + offset); in bar2_readl() 349 writel(value, tegra->bar2_base + offset); in bar2_writel() [all …]
|
/openbmc/linux/drivers/pci/controller/ |
H A D | pci-tegra.c | 1 // SPDX-License-Identifier: GPL-2.0+ 9 * Copyright (c) 2008-2009, NVIDIA Corporation. 11 * Bits taken from arch/arm/mach-dove/pcie.c 44 #include <soc/tegra/pmc.h> 256 * Fields in PADS_REFCLK_CFG*. Those registers form an array of 16-bit 378 writel(value, pcie->afi + offset); in afi_writel() 383 return readl(pcie->afi + offset); in afi_readl() 389 writel(value, pcie->pads + offset); in pads_writel() 394 return readl(pcie->pads + offset); in pads_readl() 429 struct tegra_pcie *pcie = bus->sysdata; in tegra_pcie_map_bus() [all …]
|
/openbmc/linux/ |
H A D | opengrok1.0.log | 1 2024-12-28 20:07:11.902-0600 FINER t583 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' 2 2024-12-28 20:07:11.913-0600 FINEST t583 Statistics.logIt: Added: '/openbmc/linux/drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c' (CAnalyzer) (took 116 ms) 3 2024-12-28 20:07:11.899-0600 FINER t593 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/linux',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/linux/tools/testing/selftests/powerpc/tm/tm-signa [all...] |
H A D | opengrok0.0.log | 1 2024-12-28 20:09:05.996-0600 FINEST t1171 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/linux/drivers/staging/media/av7110/video-continue.rst.gz' 2 2024-12-28 20:09:05.942-0600 FINEST t1149 PendingFileCompleter.doRename: Moved pending as file: '/opengrok/data/xref/openbmc/u-boot/arch/sh/config.mk.gz' 3 2024-12-2 [all...] |
H A D | opengrok2.0.log | 1 2024-12-28 20:05:26.116-0600 FINEST t586 Statistics.logIt: Added: '/openbmc/linux/tools/testing/selftests/drivers/net/mlxsw/rtnetlink.sh' (ShAnalyzer) (took 79 ms) 2 2024-12-28 20:05:26.112-0600 FINER t592 IndexDatabase.createAnnotationCache: failed to create annotation: repository {dir='/opengrok/src/openbmc/qemu',type=git,historyCache=on,renamed=false,merge=true,annotationCache=off} does not allow to create annotation cache for '/opengrok/src/openbmc/qemu/chardev/spice.c' 3 2024-12-28 20:05:26.116-0600 FINEST t592 Statistics.logIt: Added: '/openbmc/qemu/chardev/spice.c' (CAnalyzer) (took 33 ms) 4 2024-1 [all...] |
/openbmc/ |
D | opengrok1.0.log | 1 2025-03-19 03:00:43.644-0500 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler 2 2025-03-19 03:00:43.767-0500 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, - [all...] |
D | opengrok2.0.log | 1 2025-03-18 03:00:46.767-0500 FINE t1 Executor.registerErrorHandler: Installing default uncaught exception handler 2 2025-03-18 03:00:46.892-0500 INFO t1 Indexer.parseOptions: Indexer options: [-c, /usr/local/bin/ctags, -T, 12, -s, /opengrok/src, - [all...] |