1 #ifndef HW_SPAPR_H 2 #define HW_SPAPR_H 3 4 #include "qemu/units.h" 5 #include "sysemu/dma.h" 6 #include "hw/boards.h" 7 #include "hw/ppc/spapr_drc.h" 8 #include "hw/mem/pc-dimm.h" 9 #include "hw/ppc/spapr_ovec.h" 10 #include "hw/ppc/spapr_irq.h" 11 #include "qom/object.h" 12 #include "hw/ppc/spapr_xive.h" /* For SpaprXive */ 13 #include "hw/ppc/xics.h" /* For ICSState */ 14 #include "hw/ppc/spapr_tpm_proxy.h" 15 #include "hw/ppc/spapr_nested.h" /* For SpaprMachineStateNested */ 16 17 struct SpaprVioBus; 18 struct SpaprPhbState; 19 struct SpaprNvram; 20 21 typedef struct SpaprEventLogEntry SpaprEventLogEntry; 22 typedef struct SpaprEventSource SpaprEventSource; 23 typedef struct SpaprPendingHpt SpaprPendingHpt; 24 25 typedef struct Vof Vof; 26 27 #define HPTE64_V_HPTE_DIRTY 0x0000000000000040ULL 28 #define SPAPR_ENTRY_POINT 0x100 29 30 #define SPAPR_TIMEBASE_FREQ 512000000ULL 31 32 #define TYPE_SPAPR_RTC "spapr-rtc" 33 34 OBJECT_DECLARE_SIMPLE_TYPE(SpaprRtcState, SPAPR_RTC) 35 36 struct SpaprRtcState { 37 /*< private >*/ 38 DeviceState parent_obj; 39 int64_t ns_offset; 40 }; 41 42 typedef struct SpaprDimmState SpaprDimmState; 43 44 #define TYPE_SPAPR_MACHINE "spapr-machine" 45 OBJECT_DECLARE_TYPE(SpaprMachineState, SpaprMachineClass, SPAPR_MACHINE) 46 47 typedef enum { 48 SPAPR_RESIZE_HPT_DEFAULT = 0, 49 SPAPR_RESIZE_HPT_DISABLED, 50 SPAPR_RESIZE_HPT_ENABLED, 51 SPAPR_RESIZE_HPT_REQUIRED, 52 } SpaprResizeHpt; 53 54 /** 55 * Capabilities 56 */ 57 58 /* Hardware Transactional Memory */ 59 #define SPAPR_CAP_HTM 0x00 60 /* Vector Scalar Extensions */ 61 #define SPAPR_CAP_VSX 0x01 62 /* Decimal Floating Point */ 63 #define SPAPR_CAP_DFP 0x02 64 /* Cache Flush on Privilege Change */ 65 #define SPAPR_CAP_CFPC 0x03 66 /* Speculation Barrier Bounds Checking */ 67 #define SPAPR_CAP_SBBC 0x04 68 /* Indirect Branch Serialisation */ 69 #define SPAPR_CAP_IBS 0x05 70 /* HPT Maximum Page Size (encoded as a shift) */ 71 #define SPAPR_CAP_HPT_MAXPAGESIZE 0x06 72 /* Nested KVM-HV */ 73 #define SPAPR_CAP_NESTED_KVM_HV 0x07 74 /* Large Decrementer */ 75 #define SPAPR_CAP_LARGE_DECREMENTER 0x08 76 /* Count Cache Flush Assist HW Instruction */ 77 #define SPAPR_CAP_CCF_ASSIST 0x09 78 /* Implements PAPR FWNMI option */ 79 #define SPAPR_CAP_FWNMI 0x0A 80 /* Support H_RPT_INVALIDATE */ 81 #define SPAPR_CAP_RPT_INVALIDATE 0x0B 82 /* Support for AIL modes */ 83 #define SPAPR_CAP_AIL_MODE_3 0x0C 84 /* Nested PAPR */ 85 #define SPAPR_CAP_NESTED_PAPR 0x0D 86 /* Num Caps */ 87 #define SPAPR_CAP_NUM (SPAPR_CAP_NESTED_PAPR + 1) 88 89 /* 90 * Capability Values 91 */ 92 /* Bool Caps */ 93 #define SPAPR_CAP_OFF 0x00 94 #define SPAPR_CAP_ON 0x01 95 96 /* Custom Caps */ 97 98 /* Generic */ 99 #define SPAPR_CAP_BROKEN 0x00 100 #define SPAPR_CAP_WORKAROUND 0x01 101 #define SPAPR_CAP_FIXED 0x02 102 /* SPAPR_CAP_IBS (cap-ibs) */ 103 #define SPAPR_CAP_FIXED_IBS 0x02 104 #define SPAPR_CAP_FIXED_CCD 0x03 105 #define SPAPR_CAP_FIXED_NA 0x10 /* Lets leave a bit of a gap... */ 106 107 #define FDT_MAX_SIZE 0x200000 108 109 /* Max number of NUMA nodes */ 110 #define NUMA_NODES_MAX_NUM (MAX_NODES) 111 112 /* 113 * NUMA FORM1 macros. FORM1_DIST_REF_POINTS was taken from 114 * MAX_DISTANCE_REF_POINTS in arch/powerpc/mm/numa.h from Linux 115 * kernel source. It represents the amount of associativity domains 116 * for non-CPU resources. 117 * 118 * FORM1_NUMA_ASSOC_SIZE is the base array size of an ibm,associativity 119 * array for any non-CPU resource. 120 */ 121 #define FORM1_DIST_REF_POINTS 4 122 #define FORM1_NUMA_ASSOC_SIZE (FORM1_DIST_REF_POINTS + 1) 123 124 /* 125 * FORM2 NUMA affinity has a single associativity domain, giving 126 * us a assoc size of 2. 127 */ 128 #define FORM2_DIST_REF_POINTS 1 129 #define FORM2_NUMA_ASSOC_SIZE (FORM2_DIST_REF_POINTS + 1) 130 131 typedef struct SpaprCapabilities SpaprCapabilities; 132 struct SpaprCapabilities { 133 uint8_t caps[SPAPR_CAP_NUM]; 134 }; 135 136 /** 137 * SpaprMachineClass: 138 */ 139 struct SpaprMachineClass { 140 /*< private >*/ 141 MachineClass parent_class; 142 143 /*< public >*/ 144 bool dr_phb_enabled; /* enable dynamic-reconfig/hotplug of PHBs */ 145 bool update_dt_enabled; /* enable KVMPPC_H_UPDATE_DT */ 146 bool legacy_irq_allocation; 147 uint32_t nr_xirqs; 148 bool broken_host_serial_model; /* present real host info to the guest */ 149 bool pre_4_1_migration; /* don't migrate hpt-max-page-size */ 150 bool linux_pci_probe; 151 bool smp_threads_vsmt; /* set VSMT to smp_threads by default */ 152 hwaddr rma_limit; /* clamp the RMA to this size */ 153 bool pre_5_1_assoc_refpoints; 154 bool pre_5_2_numa_associativity; 155 bool pre_6_2_numa_affinity; 156 157 bool (*phb_placement)(SpaprMachineState *spapr, uint32_t index, 158 uint64_t *buid, hwaddr *pio, 159 hwaddr *mmio32, hwaddr *mmio64, 160 unsigned n_dma, uint32_t *liobns, Error **errp); 161 SpaprResizeHpt resize_hpt_default; 162 SpaprCapabilities default_caps; 163 SpaprIrq *irq; 164 }; 165 166 #define WDT_MAX_WATCHDOGS 4 /* Maximum number of watchdog devices */ 167 168 #define TYPE_SPAPR_WDT "spapr-wdt" 169 OBJECT_DECLARE_SIMPLE_TYPE(SpaprWatchdog, SPAPR_WDT) 170 171 typedef struct SpaprWatchdog { 172 /*< private >*/ 173 DeviceState parent_obj; 174 /*< public >*/ 175 176 QEMUTimer timer; 177 uint8_t action; /* One of PSERIES_WDTF_ACTION_xxx */ 178 uint8_t leave_others; /* leaveOtherWatchdogsRunningOnTimeout */ 179 } SpaprWatchdog; 180 181 /** 182 * SpaprMachineState: 183 */ 184 struct SpaprMachineState { 185 /*< private >*/ 186 MachineState parent_obj; 187 188 struct SpaprVioBus *vio_bus; 189 QLIST_HEAD(, SpaprPhbState) phbs; 190 struct SpaprNvram *nvram; 191 SpaprRtcState rtc; 192 193 SpaprResizeHpt resize_hpt; 194 void *htab; 195 uint32_t htab_shift; 196 uint64_t patb_entry; /* Process tbl registered in H_REGISTER_PROC_TBL */ 197 SpaprPendingHpt *pending_hpt; /* in-progress resize */ 198 199 hwaddr rma_size; 200 uint32_t fdt_size; 201 uint32_t fdt_initial_size; 202 void *fdt_blob; 203 uint8_t fdt_rng_seed[32]; 204 long kernel_size; 205 bool kernel_le; 206 uint64_t kernel_addr; 207 uint32_t initrd_base; 208 long initrd_size; 209 Vof *vof; 210 uint64_t rtc_offset; /* Now used only during incoming migration */ 211 struct PPCTimebase tb; 212 bool want_stdout_path; 213 uint32_t vsmt; /* Virtual SMT mode (KVM's "core stride") */ 214 215 /* Nested HV support (TCG only) */ 216 SpaprMachineStateNested nested; 217 218 Notifier epow_notifier; 219 QTAILQ_HEAD(, SpaprEventLogEntry) pending_events; 220 bool use_hotplug_event_source; 221 SpaprEventSource *event_sources; 222 223 /* ibm,client-architecture-support option negotiation */ 224 bool cas_pre_isa3_guest; 225 SpaprOptionVector *ov5; /* QEMU-supported option vectors */ 226 SpaprOptionVector *ov5_cas; /* negotiated (via CAS) option vectors */ 227 uint32_t max_compat_pvr; 228 229 /* Migration state */ 230 int htab_save_index; 231 bool htab_first_pass; 232 int htab_fd; 233 234 /* Pending DIMM unplug cache. It is populated when a LMB 235 * unplug starts. It can be regenerated if a migration 236 * occurs during the unplug process. */ 237 QTAILQ_HEAD(, SpaprDimmState) pending_dimm_unplugs; 238 239 /* State related to FWNMI option */ 240 241 /* System Reset and Machine Check Notification Routine addresses 242 * registered by "ibm,nmi-register" RTAS call. 243 */ 244 target_ulong fwnmi_system_reset_addr; 245 target_ulong fwnmi_machine_check_addr; 246 247 /* Machine Check FWNMI synchronization, fwnmi_machine_check_interlock is 248 * set to -1 if a FWNMI machine check is not in progress, else is set to 249 * the CPU that was delivered the machine check, and is set back to -1 250 * when that CPU makes an "ibm,nmi-interlock" RTAS call. The cond is used 251 * to synchronize other CPUs. 252 */ 253 int fwnmi_machine_check_interlock; 254 QemuCond fwnmi_machine_check_interlock_cond; 255 256 /* Set by -boot */ 257 char *boot_device; 258 259 /*< public >*/ 260 char *kvm_type; 261 char *host_model; 262 char *host_serial; 263 264 int32_t irq_map_nr; 265 unsigned long *irq_map; 266 SpaprIrq *irq; 267 qemu_irq *qirqs; 268 SpaprInterruptController *active_intc; 269 ICSState *ics; 270 SpaprXive *xive; 271 272 bool cmd_line_caps[SPAPR_CAP_NUM]; 273 SpaprCapabilities def, eff, mig; 274 275 SpaprTpmProxy *tpm_proxy; 276 277 uint32_t FORM1_assoc_array[NUMA_NODES_MAX_NUM][FORM1_NUMA_ASSOC_SIZE]; 278 uint32_t FORM2_assoc_array[NUMA_NODES_MAX_NUM][FORM2_NUMA_ASSOC_SIZE]; 279 280 Error *fwnmi_migration_blocker; 281 282 SpaprWatchdog wds[WDT_MAX_WATCHDOGS]; 283 }; 284 285 #define H_SUCCESS 0 286 #define H_BUSY 1 /* Hardware busy -- retry later */ 287 #define H_CLOSED 2 /* Resource closed */ 288 #define H_NOT_AVAILABLE 3 289 #define H_CONSTRAINED 4 /* Resource request constrained to max allowed */ 290 #define H_PARTIAL 5 291 #define H_IN_PROGRESS 14 /* Kind of like busy */ 292 #define H_PAGE_REGISTERED 15 293 #define H_PARTIAL_STORE 16 294 #define H_PENDING 17 /* returned from H_POLL_PENDING */ 295 #define H_CONTINUE 18 /* Returned from H_Join on success */ 296 #define H_LONG_BUSY_START_RANGE 9900 /* Start of long busy range */ 297 #define H_LONG_BUSY_ORDER_1_MSEC 9900 /* Long busy, hint that 1msec \ 298 is a good time to retry */ 299 #define H_LONG_BUSY_ORDER_10_MSEC 9901 /* Long busy, hint that 10msec \ 300 is a good time to retry */ 301 #define H_LONG_BUSY_ORDER_100_MSEC 9902 /* Long busy, hint that 100msec \ 302 is a good time to retry */ 303 #define H_LONG_BUSY_ORDER_1_SEC 9903 /* Long busy, hint that 1sec \ 304 is a good time to retry */ 305 #define H_LONG_BUSY_ORDER_10_SEC 9904 /* Long busy, hint that 10sec \ 306 is a good time to retry */ 307 #define H_LONG_BUSY_ORDER_100_SEC 9905 /* Long busy, hint that 100sec \ 308 is a good time to retry */ 309 #define H_LONG_BUSY_END_RANGE 9905 /* End of long busy range */ 310 #define H_HARDWARE -1 /* Hardware error */ 311 #define H_FUNCTION -2 /* Function not supported */ 312 #define H_PRIVILEGE -3 /* Caller not privileged */ 313 #define H_PARAMETER -4 /* Parameter invalid, out-of-range or conflicting */ 314 #define H_BAD_MODE -5 /* Illegal msr value */ 315 #define H_PTEG_FULL -6 /* PTEG is full */ 316 #define H_NOT_FOUND -7 /* PTE was not found" */ 317 #define H_RESERVED_DABR -8 /* DABR address is reserved by the hypervisor on this processor" */ 318 #define H_NO_MEM -9 319 #define H_AUTHORITY -10 320 #define H_PERMISSION -11 321 #define H_DROPPED -12 322 #define H_SOURCE_PARM -13 323 #define H_DEST_PARM -14 324 #define H_REMOTE_PARM -15 325 #define H_RESOURCE -16 326 #define H_ADAPTER_PARM -17 327 #define H_RH_PARM -18 328 #define H_RCQ_PARM -19 329 #define H_SCQ_PARM -20 330 #define H_EQ_PARM -21 331 #define H_RT_PARM -22 332 #define H_ST_PARM -23 333 #define H_SIGT_PARM -24 334 #define H_TOKEN_PARM -25 335 #define H_MLENGTH_PARM -27 336 #define H_MEM_PARM -28 337 #define H_MEM_ACCESS_PARM -29 338 #define H_ATTR_PARM -30 339 #define H_PORT_PARM -31 340 #define H_MCG_PARM -32 341 #define H_VL_PARM -33 342 #define H_TSIZE_PARM -34 343 #define H_TRACE_PARM -35 344 345 #define H_MASK_PARM -37 346 #define H_MCG_FULL -38 347 #define H_ALIAS_EXIST -39 348 #define H_P_COUNTER -40 349 #define H_TABLE_FULL -41 350 #define H_ALT_TABLE -42 351 #define H_MR_CONDITION -43 352 #define H_NOT_ENOUGH_RESOURCES -44 353 #define H_R_STATE -45 354 #define H_RESCINDEND -46 355 #define H_P2 -55 356 #define H_P3 -56 357 #define H_P4 -57 358 #define H_P5 -58 359 #define H_P6 -59 360 #define H_P7 -60 361 #define H_P8 -61 362 #define H_P9 -62 363 #define H_NOOP -63 364 #define H_UNSUPPORTED -67 365 #define H_OVERLAP -68 366 #define H_STATE -75 367 #define H_IN_USE -77 368 #define H_INVALID_ELEMENT_VALUE -81 369 #define H_UNSUPPORTED_FLAG -256 370 #define H_MULTI_THREADS_ACTIVE -9005 371 372 373 /* Long Busy is a condition that can be returned by the firmware 374 * when a call cannot be completed now, but the identical call 375 * should be retried later. This prevents calls blocking in the 376 * firmware for long periods of time. Annoyingly the firmware can return 377 * a range of return codes, hinting at how long we should wait before 378 * retrying. If you don't care for the hint, the macro below is a good 379 * way to check for the long_busy return codes 380 */ 381 #define H_IS_LONG_BUSY(x) ((x >= H_LONG_BUSY_START_RANGE) \ 382 && (x <= H_LONG_BUSY_END_RANGE)) 383 384 /* Flags */ 385 #define H_LARGE_PAGE (1ULL<<(63-16)) 386 #define H_EXACT (1ULL<<(63-24)) /* Use exact PTE or return H_PTEG_FULL */ 387 #define H_R_XLATE (1ULL<<(63-25)) /* include a valid logical page num in the pte if the valid bit is set */ 388 #define H_READ_4 (1ULL<<(63-26)) /* Return 4 PTEs */ 389 #define H_PAGE_STATE_CHANGE (1ULL<<(63-28)) 390 #define H_PAGE_UNUSED ((1ULL<<(63-29)) | (1ULL<<(63-30))) 391 #define H_PAGE_SET_UNUSED (H_PAGE_STATE_CHANGE | H_PAGE_UNUSED) 392 #define H_PAGE_SET_LOANED (H_PAGE_SET_UNUSED | (1ULL<<(63-31))) 393 #define H_PAGE_SET_ACTIVE H_PAGE_STATE_CHANGE 394 #define H_AVPN (1ULL<<(63-32)) /* An avpn is provided as a sanity test */ 395 #define H_ANDCOND (1ULL<<(63-33)) 396 #define H_ICACHE_INVALIDATE (1ULL<<(63-40)) /* icbi, etc. (ignored for IO pages) */ 397 #define H_ICACHE_SYNCHRONIZE (1ULL<<(63-41)) /* dcbst, icbi, etc (ignored for IO pages */ 398 #define H_ZERO_PAGE (1ULL<<(63-48)) /* zero the page before mapping (ignored for IO pages) */ 399 #define H_COPY_PAGE (1ULL<<(63-49)) 400 #define H_N (1ULL<<(63-61)) 401 #define H_PP1 (1ULL<<(63-62)) 402 #define H_PP2 (1ULL<<(63-63)) 403 404 /* Values for 2nd argument to H_SET_MODE */ 405 #define H_SET_MODE_RESOURCE_SET_CIABR 1 406 #define H_SET_MODE_RESOURCE_SET_DAWR0 2 407 #define H_SET_MODE_RESOURCE_ADDR_TRANS_MODE 3 408 #define H_SET_MODE_RESOURCE_LE 4 409 410 /* Flags for H_SET_MODE_RESOURCE_LE */ 411 #define H_SET_MODE_ENDIAN_BIG 0 412 #define H_SET_MODE_ENDIAN_LITTLE 1 413 414 /* VASI States */ 415 #define H_VASI_INVALID 0 416 #define H_VASI_ENABLED 1 417 #define H_VASI_ABORTED 2 418 #define H_VASI_SUSPENDING 3 419 #define H_VASI_SUSPENDED 4 420 #define H_VASI_RESUMED 5 421 #define H_VASI_COMPLETED 6 422 423 /* DABRX flags */ 424 #define H_DABRX_HYPERVISOR (1ULL<<(63-61)) 425 #define H_DABRX_KERNEL (1ULL<<(63-62)) 426 #define H_DABRX_USER (1ULL<<(63-63)) 427 428 /* Values for KVM_PPC_GET_CPU_CHAR & H_GET_CPU_CHARACTERISTICS */ 429 #define H_CPU_CHAR_SPEC_BAR_ORI31 PPC_BIT(0) 430 #define H_CPU_CHAR_BCCTRL_SERIALISED PPC_BIT(1) 431 #define H_CPU_CHAR_L1D_FLUSH_ORI30 PPC_BIT(2) 432 #define H_CPU_CHAR_L1D_FLUSH_TRIG2 PPC_BIT(3) 433 #define H_CPU_CHAR_L1D_THREAD_PRIV PPC_BIT(4) 434 #define H_CPU_CHAR_HON_BRANCH_HINTS PPC_BIT(5) 435 #define H_CPU_CHAR_THR_RECONF_TRIG PPC_BIT(6) 436 #define H_CPU_CHAR_CACHE_COUNT_DIS PPC_BIT(7) 437 #define H_CPU_CHAR_BCCTR_FLUSH_ASSIST PPC_BIT(9) 438 439 #define H_CPU_BEHAV_FAVOUR_SECURITY PPC_BIT(0) 440 #define H_CPU_BEHAV_L1D_FLUSH_PR PPC_BIT(1) 441 #define H_CPU_BEHAV_BNDS_CHK_SPEC_BAR PPC_BIT(2) 442 #define H_CPU_BEHAV_FLUSH_COUNT_CACHE PPC_BIT(5) 443 #define H_CPU_BEHAV_NO_L1D_FLUSH_ENTRY PPC_BIT(7) 444 #define H_CPU_BEHAV_NO_L1D_FLUSH_UACCESS PPC_BIT(8) 445 446 /* Each control block has to be on a 4K boundary */ 447 #define H_CB_ALIGNMENT 4096 448 449 /* pSeries hypervisor opcodes */ 450 #define H_REMOVE 0x04 451 #define H_ENTER 0x08 452 #define H_READ 0x0c 453 #define H_CLEAR_MOD 0x10 454 #define H_CLEAR_REF 0x14 455 #define H_PROTECT 0x18 456 #define H_GET_TCE 0x1c 457 #define H_PUT_TCE 0x20 458 #define H_SET_SPRG0 0x24 459 #define H_SET_DABR 0x28 460 #define H_PAGE_INIT 0x2c 461 #define H_SET_ASR 0x30 462 #define H_ASR_ON 0x34 463 #define H_ASR_OFF 0x38 464 #define H_LOGICAL_CI_LOAD 0x3c 465 #define H_LOGICAL_CI_STORE 0x40 466 #define H_LOGICAL_CACHE_LOAD 0x44 467 #define H_LOGICAL_CACHE_STORE 0x48 468 #define H_LOGICAL_ICBI 0x4c 469 #define H_LOGICAL_DCBF 0x50 470 #define H_GET_TERM_CHAR 0x54 471 #define H_PUT_TERM_CHAR 0x58 472 #define H_REAL_TO_LOGICAL 0x5c 473 #define H_HYPERVISOR_DATA 0x60 474 #define H_EOI 0x64 475 #define H_CPPR 0x68 476 #define H_IPI 0x6c 477 #define H_IPOLL 0x70 478 #define H_XIRR 0x74 479 #define H_PERFMON 0x7c 480 #define H_MIGRATE_DMA 0x78 481 #define H_REGISTER_VPA 0xDC 482 #define H_CEDE 0xE0 483 #define H_CONFER 0xE4 484 #define H_PROD 0xE8 485 #define H_GET_PPP 0xEC 486 #define H_SET_PPP 0xF0 487 #define H_PURR 0xF4 488 #define H_PIC 0xF8 489 #define H_REG_CRQ 0xFC 490 #define H_FREE_CRQ 0x100 491 #define H_VIO_SIGNAL 0x104 492 #define H_SEND_CRQ 0x108 493 #define H_COPY_RDMA 0x110 494 #define H_REGISTER_LOGICAL_LAN 0x114 495 #define H_FREE_LOGICAL_LAN 0x118 496 #define H_ADD_LOGICAL_LAN_BUFFER 0x11C 497 #define H_SEND_LOGICAL_LAN 0x120 498 #define H_BULK_REMOVE 0x124 499 #define H_MULTICAST_CTRL 0x130 500 #define H_SET_XDABR 0x134 501 #define H_STUFF_TCE 0x138 502 #define H_PUT_TCE_INDIRECT 0x13C 503 #define H_CHANGE_LOGICAL_LAN_MAC 0x14C 504 #define H_VTERM_PARTNER_INFO 0x150 505 #define H_REGISTER_VTERM 0x154 506 #define H_FREE_VTERM 0x158 507 #define H_RESET_EVENTS 0x15C 508 #define H_ALLOC_RESOURCE 0x160 509 #define H_FREE_RESOURCE 0x164 510 #define H_MODIFY_QP 0x168 511 #define H_QUERY_QP 0x16C 512 #define H_REREGISTER_PMR 0x170 513 #define H_REGISTER_SMR 0x174 514 #define H_QUERY_MR 0x178 515 #define H_QUERY_MW 0x17C 516 #define H_QUERY_HCA 0x180 517 #define H_QUERY_PORT 0x184 518 #define H_MODIFY_PORT 0x188 519 #define H_DEFINE_AQP1 0x18C 520 #define H_GET_TRACE_BUFFER 0x190 521 #define H_DEFINE_AQP0 0x194 522 #define H_RESIZE_MR 0x198 523 #define H_ATTACH_MCQP 0x19C 524 #define H_DETACH_MCQP 0x1A0 525 #define H_CREATE_RPT 0x1A4 526 #define H_REMOVE_RPT 0x1A8 527 #define H_REGISTER_RPAGES 0x1AC 528 #define H_DISABLE_AND_GETC 0x1B0 529 #define H_ERROR_DATA 0x1B4 530 #define H_GET_HCA_INFO 0x1B8 531 #define H_GET_PERF_COUNT 0x1BC 532 #define H_MANAGE_TRACE 0x1C0 533 #define H_GET_CPU_CHARACTERISTICS 0x1C8 534 #define H_FREE_LOGICAL_LAN_BUFFER 0x1D4 535 #define H_QUERY_INT_STATE 0x1E4 536 #define H_POLL_PENDING 0x1D8 537 #define H_ILLAN_ATTRIBUTES 0x244 538 #define H_MODIFY_HEA_QP 0x250 539 #define H_QUERY_HEA_QP 0x254 540 #define H_QUERY_HEA 0x258 541 #define H_QUERY_HEA_PORT 0x25C 542 #define H_MODIFY_HEA_PORT 0x260 543 #define H_REG_BCMC 0x264 544 #define H_DEREG_BCMC 0x268 545 #define H_REGISTER_HEA_RPAGES 0x26C 546 #define H_DISABLE_AND_GET_HEA 0x270 547 #define H_GET_HEA_INFO 0x274 548 #define H_ALLOC_HEA_RESOURCE 0x278 549 #define H_ADD_CONN 0x284 550 #define H_DEL_CONN 0x288 551 #define H_JOIN 0x298 552 #define H_VASI_STATE 0x2A4 553 #define H_ENABLE_CRQ 0x2B0 554 #define H_GET_EM_PARMS 0x2B8 555 #define H_SET_MPP 0x2D0 556 #define H_GET_MPP 0x2D4 557 #define H_HOME_NODE_ASSOCIATIVITY 0x2EC 558 #define H_XIRR_X 0x2FC 559 #define H_RANDOM 0x300 560 #define H_SET_MODE 0x31C 561 #define H_RESIZE_HPT_PREPARE 0x36C 562 #define H_RESIZE_HPT_COMMIT 0x370 563 #define H_CLEAN_SLB 0x374 564 #define H_INVALIDATE_PID 0x378 565 #define H_REGISTER_PROC_TBL 0x37C 566 #define H_SIGNAL_SYS_RESET 0x380 567 568 #define H_INT_GET_SOURCE_INFO 0x3A8 569 #define H_INT_SET_SOURCE_CONFIG 0x3AC 570 #define H_INT_GET_SOURCE_CONFIG 0x3B0 571 #define H_INT_GET_QUEUE_INFO 0x3B4 572 #define H_INT_SET_QUEUE_CONFIG 0x3B8 573 #define H_INT_GET_QUEUE_CONFIG 0x3BC 574 #define H_INT_SET_OS_REPORTING_LINE 0x3C0 575 #define H_INT_GET_OS_REPORTING_LINE 0x3C4 576 #define H_INT_ESB 0x3C8 577 #define H_INT_SYNC 0x3CC 578 #define H_INT_RESET 0x3D0 579 #define H_SCM_READ_METADATA 0x3E4 580 #define H_SCM_WRITE_METADATA 0x3E8 581 #define H_SCM_BIND_MEM 0x3EC 582 #define H_SCM_UNBIND_MEM 0x3F0 583 #define H_SCM_UNBIND_ALL 0x3FC 584 #define H_SCM_HEALTH 0x400 585 #define H_RPT_INVALIDATE 0x448 586 #define H_SCM_FLUSH 0x44C 587 #define H_WATCHDOG 0x45C 588 #define H_GUEST_GET_CAPABILITIES 0x460 589 #define H_GUEST_SET_CAPABILITIES 0x464 590 #define H_GUEST_CREATE 0x470 591 #define H_GUEST_CREATE_VCPU 0x474 592 #define H_GUEST_GET_STATE 0x478 593 #define H_GUEST_SET_STATE 0x47C 594 #define H_GUEST_RUN_VCPU 0x480 595 #define H_GUEST_DELETE 0x488 596 597 #define MAX_HCALL_OPCODE H_GUEST_DELETE 598 599 /* The hcalls above are standardized in PAPR and implemented by pHyp 600 * as well. 601 * 602 * We also need some hcalls which are specific to qemu / KVM-on-POWER. 603 * We put those into the 0xf000-0xfffc range which is reserved by PAPR 604 * for "platform-specific" hcalls. 605 */ 606 #define KVMPPC_HCALL_BASE 0xf000 607 #define KVMPPC_H_RTAS (KVMPPC_HCALL_BASE + 0x0) 608 #define KVMPPC_H_LOGICAL_MEMOP (KVMPPC_HCALL_BASE + 0x1) 609 /* Client Architecture support */ 610 #define KVMPPC_H_CAS (KVMPPC_HCALL_BASE + 0x2) 611 #define KVMPPC_H_UPDATE_DT (KVMPPC_HCALL_BASE + 0x3) 612 /* 0x4 was used for KVMPPC_H_UPDATE_PHANDLE in SLOF */ 613 #define KVMPPC_H_VOF_CLIENT (KVMPPC_HCALL_BASE + 0x5) 614 615 /* Platform-specific hcalls used for nested HV KVM */ 616 #define KVMPPC_H_SET_PARTITION_TABLE (KVMPPC_HCALL_BASE + 0x800) 617 #define KVMPPC_H_ENTER_NESTED (KVMPPC_HCALL_BASE + 0x804) 618 #define KVMPPC_H_TLB_INVALIDATE (KVMPPC_HCALL_BASE + 0x808) 619 #define KVMPPC_H_COPY_TOFROM_GUEST (KVMPPC_HCALL_BASE + 0x80C) 620 621 #define KVMPPC_HCALL_MAX KVMPPC_H_COPY_TOFROM_GUEST 622 623 /* 624 * The hcall range 0xEF00 to 0xEF80 is reserved for use in facilitating 625 * Secure VM mode via an Ultravisor / Protected Execution Facility 626 */ 627 #define SVM_HCALL_BASE 0xEF00 628 #define SVM_H_TPM_COMM 0xEF10 629 #define SVM_HCALL_MAX SVM_H_TPM_COMM 630 631 typedef struct SpaprDeviceTreeUpdateHeader { 632 uint32_t version_id; 633 } SpaprDeviceTreeUpdateHeader; 634 635 #define hcall_dprintf(fmt, ...) \ 636 do { \ 637 qemu_log_mask(LOG_GUEST_ERROR, "%s: " fmt, __func__, ## __VA_ARGS__); \ 638 } while (0) 639 640 typedef target_ulong (*spapr_hcall_fn)(PowerPCCPU *cpu, SpaprMachineState *sm, 641 target_ulong opcode, 642 target_ulong *args); 643 644 void spapr_register_hypercall(target_ulong opcode, spapr_hcall_fn fn); 645 void spapr_unregister_hypercall(target_ulong opcode); 646 target_ulong spapr_hypercall(PowerPCCPU *cpu, target_ulong opcode, 647 target_ulong *args); 648 649 target_ulong vhyp_mmu_resize_hpt_prepare(PowerPCCPU *cpu, 650 SpaprMachineState *spapr, 651 target_ulong shift); 652 target_ulong vhyp_mmu_resize_hpt_commit(PowerPCCPU *cpu, 653 SpaprMachineState *spapr, 654 target_ulong flags, 655 target_ulong shift); 656 bool is_ram_address(SpaprMachineState *spapr, hwaddr addr); 657 void push_sregs_to_kvm_pr(SpaprMachineState *spapr); 658 659 /* Virtual Processor Area structure constants */ 660 #define VPA_MIN_SIZE 640 661 #define VPA_SIZE_OFFSET 0x4 662 #define VPA_SHARED_PROC_OFFSET 0x9 663 #define VPA_SHARED_PROC_VAL 0x2 664 #define VPA_DISPATCH_COUNTER 0x100 665 666 /* ibm,set-eeh-option */ 667 #define RTAS_EEH_DISABLE 0 668 #define RTAS_EEH_ENABLE 1 669 #define RTAS_EEH_THAW_IO 2 670 #define RTAS_EEH_THAW_DMA 3 671 672 /* ibm,get-config-addr-info2 */ 673 #define RTAS_GET_PE_ADDR 0 674 #define RTAS_GET_PE_MODE 1 675 #define RTAS_PE_MODE_NONE 0 676 #define RTAS_PE_MODE_NOT_SHARED 1 677 #define RTAS_PE_MODE_SHARED 2 678 679 /* ibm,read-slot-reset-state2 */ 680 #define RTAS_EEH_PE_STATE_NORMAL 0 681 #define RTAS_EEH_PE_STATE_RESET 1 682 #define RTAS_EEH_PE_STATE_STOPPED_IO_DMA 2 683 #define RTAS_EEH_PE_STATE_STOPPED_DMA 4 684 #define RTAS_EEH_PE_STATE_UNAVAIL 5 685 #define RTAS_EEH_NOT_SUPPORT 0 686 #define RTAS_EEH_SUPPORT 1 687 #define RTAS_EEH_PE_UNAVAIL_INFO 1000 688 #define RTAS_EEH_PE_RECOVER_INFO 0 689 690 /* ibm,set-slot-reset */ 691 #define RTAS_SLOT_RESET_DEACTIVATE 0 692 #define RTAS_SLOT_RESET_HOT 1 693 #define RTAS_SLOT_RESET_FUNDAMENTAL 3 694 695 /* ibm,slot-error-detail */ 696 #define RTAS_SLOT_TEMP_ERR_LOG 1 697 #define RTAS_SLOT_PERM_ERR_LOG 2 698 699 /* RTAS return codes */ 700 #define RTAS_OUT_SUCCESS 0 701 #define RTAS_OUT_NO_ERRORS_FOUND 1 702 #define RTAS_OUT_HW_ERROR -1 703 #define RTAS_OUT_BUSY -2 704 #define RTAS_OUT_PARAM_ERROR -3 705 #define RTAS_OUT_NOT_SUPPORTED -3 706 #define RTAS_OUT_NO_SUCH_INDICATOR -3 707 #define RTAS_OUT_NOT_AUTHORIZED -9002 708 #define RTAS_OUT_SYSPARM_PARAM_ERROR -9999 709 710 /* DDW pagesize mask values from ibm,query-pe-dma-window */ 711 #define RTAS_DDW_PGSIZE_4K 0x01 712 #define RTAS_DDW_PGSIZE_64K 0x02 713 #define RTAS_DDW_PGSIZE_16M 0x04 714 #define RTAS_DDW_PGSIZE_32M 0x08 715 #define RTAS_DDW_PGSIZE_64M 0x10 716 #define RTAS_DDW_PGSIZE_128M 0x20 717 #define RTAS_DDW_PGSIZE_256M 0x40 718 #define RTAS_DDW_PGSIZE_16G 0x80 719 #define RTAS_DDW_PGSIZE_2M 0x100 720 721 /* RTAS tokens */ 722 #define RTAS_TOKEN_BASE 0x2000 723 724 #define RTAS_DISPLAY_CHARACTER (RTAS_TOKEN_BASE + 0x00) 725 #define RTAS_GET_TIME_OF_DAY (RTAS_TOKEN_BASE + 0x01) 726 #define RTAS_SET_TIME_OF_DAY (RTAS_TOKEN_BASE + 0x02) 727 #define RTAS_POWER_OFF (RTAS_TOKEN_BASE + 0x03) 728 #define RTAS_SYSTEM_REBOOT (RTAS_TOKEN_BASE + 0x04) 729 #define RTAS_QUERY_CPU_STOPPED_STATE (RTAS_TOKEN_BASE + 0x05) 730 #define RTAS_START_CPU (RTAS_TOKEN_BASE + 0x06) 731 #define RTAS_STOP_SELF (RTAS_TOKEN_BASE + 0x07) 732 #define RTAS_IBM_GET_SYSTEM_PARAMETER (RTAS_TOKEN_BASE + 0x08) 733 #define RTAS_IBM_SET_SYSTEM_PARAMETER (RTAS_TOKEN_BASE + 0x09) 734 #define RTAS_IBM_SET_XIVE (RTAS_TOKEN_BASE + 0x0A) 735 #define RTAS_IBM_GET_XIVE (RTAS_TOKEN_BASE + 0x0B) 736 #define RTAS_IBM_INT_OFF (RTAS_TOKEN_BASE + 0x0C) 737 #define RTAS_IBM_INT_ON (RTAS_TOKEN_BASE + 0x0D) 738 #define RTAS_CHECK_EXCEPTION (RTAS_TOKEN_BASE + 0x0E) 739 #define RTAS_EVENT_SCAN (RTAS_TOKEN_BASE + 0x0F) 740 #define RTAS_IBM_SET_TCE_BYPASS (RTAS_TOKEN_BASE + 0x10) 741 #define RTAS_QUIESCE (RTAS_TOKEN_BASE + 0x11) 742 #define RTAS_NVRAM_FETCH (RTAS_TOKEN_BASE + 0x12) 743 #define RTAS_NVRAM_STORE (RTAS_TOKEN_BASE + 0x13) 744 #define RTAS_READ_PCI_CONFIG (RTAS_TOKEN_BASE + 0x14) 745 #define RTAS_WRITE_PCI_CONFIG (RTAS_TOKEN_BASE + 0x15) 746 #define RTAS_IBM_READ_PCI_CONFIG (RTAS_TOKEN_BASE + 0x16) 747 #define RTAS_IBM_WRITE_PCI_CONFIG (RTAS_TOKEN_BASE + 0x17) 748 #define RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER (RTAS_TOKEN_BASE + 0x18) 749 #define RTAS_IBM_CHANGE_MSI (RTAS_TOKEN_BASE + 0x19) 750 #define RTAS_SET_INDICATOR (RTAS_TOKEN_BASE + 0x1A) 751 #define RTAS_SET_POWER_LEVEL (RTAS_TOKEN_BASE + 0x1B) 752 #define RTAS_GET_POWER_LEVEL (RTAS_TOKEN_BASE + 0x1C) 753 #define RTAS_GET_SENSOR_STATE (RTAS_TOKEN_BASE + 0x1D) 754 #define RTAS_IBM_CONFIGURE_CONNECTOR (RTAS_TOKEN_BASE + 0x1E) 755 #define RTAS_IBM_OS_TERM (RTAS_TOKEN_BASE + 0x1F) 756 #define RTAS_IBM_SET_EEH_OPTION (RTAS_TOKEN_BASE + 0x20) 757 #define RTAS_IBM_GET_CONFIG_ADDR_INFO2 (RTAS_TOKEN_BASE + 0x21) 758 #define RTAS_IBM_READ_SLOT_RESET_STATE2 (RTAS_TOKEN_BASE + 0x22) 759 #define RTAS_IBM_SET_SLOT_RESET (RTAS_TOKEN_BASE + 0x23) 760 #define RTAS_IBM_CONFIGURE_PE (RTAS_TOKEN_BASE + 0x24) 761 #define RTAS_IBM_SLOT_ERROR_DETAIL (RTAS_TOKEN_BASE + 0x25) 762 #define RTAS_IBM_QUERY_PE_DMA_WINDOW (RTAS_TOKEN_BASE + 0x26) 763 #define RTAS_IBM_CREATE_PE_DMA_WINDOW (RTAS_TOKEN_BASE + 0x27) 764 #define RTAS_IBM_REMOVE_PE_DMA_WINDOW (RTAS_TOKEN_BASE + 0x28) 765 #define RTAS_IBM_RESET_PE_DMA_WINDOW (RTAS_TOKEN_BASE + 0x29) 766 #define RTAS_IBM_SUSPEND_ME (RTAS_TOKEN_BASE + 0x2A) 767 #define RTAS_IBM_NMI_REGISTER (RTAS_TOKEN_BASE + 0x2B) 768 #define RTAS_IBM_NMI_INTERLOCK (RTAS_TOKEN_BASE + 0x2C) 769 770 #define RTAS_TOKEN_MAX (RTAS_TOKEN_BASE + 0x2D) 771 772 /* RTAS ibm,get-system-parameter token values */ 773 #define RTAS_SYSPARM_SPLPAR_CHARACTERISTICS 20 774 #define RTAS_SYSPARM_DIAGNOSTICS_RUN_MODE 42 775 #define RTAS_SYSPARM_UUID 48 776 777 /* RTAS indicator/sensor types 778 * 779 * as defined by PAPR+ 2.7 7.3.5.4, Table 41 780 * 781 * NOTE: currently only DR-related sensors are implemented here 782 */ 783 #define RTAS_SENSOR_TYPE_ISOLATION_STATE 9001 784 #define RTAS_SENSOR_TYPE_DR 9002 785 #define RTAS_SENSOR_TYPE_ALLOCATION_STATE 9003 786 #define RTAS_SENSOR_TYPE_ENTITY_SENSE RTAS_SENSOR_TYPE_ALLOCATION_STATE 787 788 /* Possible values for the platform-processor-diagnostics-run-mode parameter 789 * of the RTAS ibm,get-system-parameter call. 790 */ 791 #define DIAGNOSTICS_RUN_MODE_DISABLED 0 792 #define DIAGNOSTICS_RUN_MODE_STAGGERED 1 793 #define DIAGNOSTICS_RUN_MODE_IMMEDIATE 2 794 #define DIAGNOSTICS_RUN_MODE_PERIODIC 3 795 ppc64_phys_to_real(uint64_t addr)796 static inline uint64_t ppc64_phys_to_real(uint64_t addr) 797 { 798 return addr & ~0xF000000000000000ULL; 799 } 800 rtas_ld(target_ulong phys,int n)801 static inline uint32_t rtas_ld(target_ulong phys, int n) 802 { 803 return ldl_be_phys(&address_space_memory, 804 ppc64_phys_to_real(phys + 4 * n)); 805 } 806 rtas_ldq(target_ulong phys,int n)807 static inline uint64_t rtas_ldq(target_ulong phys, int n) 808 { 809 return (uint64_t)rtas_ld(phys, n) << 32 | rtas_ld(phys, n + 1); 810 } 811 rtas_st(target_ulong phys,int n,uint32_t val)812 static inline void rtas_st(target_ulong phys, int n, uint32_t val) 813 { 814 stl_be_phys(&address_space_memory, ppc64_phys_to_real(phys + 4 * n), val); 815 } 816 817 typedef void (*spapr_rtas_fn)(PowerPCCPU *cpu, SpaprMachineState *sm, 818 uint32_t token, 819 uint32_t nargs, target_ulong args, 820 uint32_t nret, target_ulong rets); 821 void spapr_rtas_register(int token, const char *name, spapr_rtas_fn fn); 822 target_ulong spapr_rtas_call(PowerPCCPU *cpu, SpaprMachineState *sm, 823 uint32_t token, uint32_t nargs, target_ulong args, 824 uint32_t nret, target_ulong rets); 825 void spapr_dt_rtas_tokens(void *fdt, int rtas); 826 void spapr_load_rtas(SpaprMachineState *spapr, void *fdt, hwaddr addr); 827 828 #define SPAPR_TCE_PAGE_SHIFT 12 829 #define SPAPR_TCE_PAGE_SIZE (1ULL << SPAPR_TCE_PAGE_SHIFT) 830 #define SPAPR_TCE_PAGE_MASK (SPAPR_TCE_PAGE_SIZE - 1) 831 832 #define SPAPR_VIO_BASE_LIOBN 0x00000000 833 #define SPAPR_VIO_LIOBN(reg) (0x00000000 | (reg)) 834 #define SPAPR_PCI_LIOBN(phb_index, window_num) \ 835 (0x80000000 | ((phb_index) << 8) | (window_num)) 836 #define SPAPR_IS_PCI_LIOBN(liobn) (!!((liobn) & 0x80000000)) 837 #define SPAPR_PCI_DMA_WINDOW_NUM(liobn) ((liobn) & 0xff) 838 839 #define RTAS_MIN_SIZE 20 /* hv_rtas_size in SLOF */ 840 #define RTAS_ERROR_LOG_MAX 2048 841 842 /* Offset from rtas-base where error log is placed */ 843 #define RTAS_ERROR_LOG_OFFSET 0x30 844 845 #define RTAS_EVENT_SCAN_RATE 1 846 847 /* This helper should be used to encode interrupt specifiers when the related 848 * "interrupt-controller" node has its "#interrupt-cells" property set to 2 (ie, 849 * VIO devices, RTAS event sources and PHBs). 850 */ spapr_dt_irq(uint32_t * intspec,int irq,bool is_lsi)851 static inline void spapr_dt_irq(uint32_t *intspec, int irq, bool is_lsi) 852 { 853 intspec[0] = cpu_to_be32(irq); 854 intspec[1] = is_lsi ? cpu_to_be32(1) : 0; 855 } 856 857 858 #define TYPE_SPAPR_TCE_TABLE "spapr-tce-table" 859 OBJECT_DECLARE_SIMPLE_TYPE(SpaprTceTable, SPAPR_TCE_TABLE) 860 861 #define TYPE_SPAPR_IOMMU_MEMORY_REGION "spapr-iommu-memory-region" 862 DECLARE_INSTANCE_CHECKER(IOMMUMemoryRegion, SPAPR_IOMMU_MEMORY_REGION, 863 TYPE_SPAPR_IOMMU_MEMORY_REGION) 864 865 struct SpaprTceTable { 866 DeviceState parent; 867 uint32_t liobn; 868 uint32_t nb_table; 869 uint64_t bus_offset; 870 uint32_t page_shift; 871 uint64_t *table; 872 uint32_t mig_nb_table; 873 uint64_t *mig_table; 874 bool bypass; 875 bool need_vfio; 876 bool skipping_replay; 877 bool def_win; 878 int fd; 879 MemoryRegion root; 880 IOMMUMemoryRegion iommu; 881 struct SpaprVioDevice *vdev; /* for @bypass migration compatibility only */ 882 QLIST_ENTRY(SpaprTceTable) list; 883 }; 884 885 SpaprTceTable *spapr_tce_find_by_liobn(target_ulong liobn); 886 887 struct SpaprEventLogEntry { 888 uint32_t summary; 889 uint32_t extended_length; 890 void *extended_log; 891 QTAILQ_ENTRY(SpaprEventLogEntry) next; 892 }; 893 894 void *spapr_build_fdt(SpaprMachineState *spapr, bool reset, size_t space); 895 void spapr_events_init(SpaprMachineState *sm); 896 void spapr_dt_events(SpaprMachineState *sm, void *fdt); 897 void close_htab_fd(SpaprMachineState *spapr); 898 void spapr_setup_hpt(SpaprMachineState *spapr); 899 void spapr_free_hpt(SpaprMachineState *spapr); 900 void spapr_check_mmu_mode(bool guest_radix); 901 SpaprTceTable *spapr_tce_new_table(DeviceState *owner, uint32_t liobn); 902 void spapr_tce_table_enable(SpaprTceTable *tcet, 903 uint32_t page_shift, uint64_t bus_offset, 904 uint32_t nb_table); 905 void spapr_tce_table_disable(SpaprTceTable *tcet); 906 void spapr_tce_set_need_vfio(SpaprTceTable *tcet, bool need_vfio); 907 908 MemoryRegion *spapr_tce_get_iommu(SpaprTceTable *tcet); 909 int spapr_dma_dt(void *fdt, int node_off, const char *propname, 910 uint32_t liobn, uint64_t window, uint32_t size); 911 int spapr_tcet_dma_dt(void *fdt, int node_off, const char *propname, 912 SpaprTceTable *tcet); 913 void spapr_pci_switch_vga(SpaprMachineState *spapr, bool big_endian); 914 void spapr_hotplug_req_add_by_index(SpaprDrc *drc); 915 void spapr_hotplug_req_remove_by_index(SpaprDrc *drc); 916 void spapr_hotplug_req_add_by_count(SpaprDrcType drc_type, 917 uint32_t count); 918 void spapr_hotplug_req_remove_by_count(SpaprDrcType drc_type, 919 uint32_t count); 920 void spapr_hotplug_req_add_by_count_indexed(SpaprDrcType drc_type, 921 uint32_t count, uint32_t index); 922 void spapr_hotplug_req_remove_by_count_indexed(SpaprDrcType drc_type, 923 uint32_t count, uint32_t index); 924 int spapr_hpt_shift_for_ramsize(uint64_t ramsize); 925 int spapr_reallocate_hpt(SpaprMachineState *spapr, int shift, Error **errp); 926 void spapr_clear_pending_events(SpaprMachineState *spapr); 927 void spapr_clear_pending_hotplug_events(SpaprMachineState *spapr); 928 void spapr_memory_unplug_rollback(SpaprMachineState *spapr, DeviceState *dev); 929 int spapr_max_server_number(SpaprMachineState *spapr); 930 void spapr_store_hpte(PowerPCCPU *cpu, hwaddr ptex, 931 uint64_t pte0, uint64_t pte1); 932 void spapr_mce_req_event(PowerPCCPU *cpu, bool recovered); 933 934 /* DRC callbacks. */ 935 void spapr_core_release(DeviceState *dev); 936 int spapr_core_dt_populate(SpaprDrc *drc, SpaprMachineState *spapr, 937 void *fdt, int *fdt_start_offset, Error **errp); 938 void spapr_lmb_release(DeviceState *dev); 939 int spapr_lmb_dt_populate(SpaprDrc *drc, SpaprMachineState *spapr, 940 void *fdt, int *fdt_start_offset, Error **errp); 941 void spapr_phb_release(DeviceState *dev); 942 int spapr_phb_dt_populate(SpaprDrc *drc, SpaprMachineState *spapr, 943 void *fdt, int *fdt_start_offset, Error **errp); 944 945 void spapr_rtc_read(SpaprRtcState *rtc, struct tm *tm, uint32_t *ns); 946 int spapr_rtc_import_offset(SpaprRtcState *rtc, int64_t legacy_offset); 947 948 #define TYPE_SPAPR_RNG "spapr-rng" 949 950 #define SPAPR_MEMORY_BLOCK_SIZE ((hwaddr)1 << 28) /* 256MB */ 951 952 /* 953 * This defines the maximum number of DIMM slots we can have for sPAPR 954 * guest. This is not defined by sPAPR but we are defining it to 32 slots 955 * based on default number of slots provided by PowerPC kernel. 956 */ 957 #define SPAPR_MAX_RAM_SLOTS 32 958 959 /* 1GB alignment for hotplug memory region */ 960 #define SPAPR_DEVICE_MEM_ALIGN (1 * GiB) 961 962 /* 963 * Number of 32 bit words in each LMB list entry in ibm,dynamic-memory 964 * property under ibm,dynamic-reconfiguration-memory node. 965 */ 966 #define SPAPR_DR_LMB_LIST_ENTRY_SIZE 6 967 968 /* 969 * Defines for flag value in ibm,dynamic-memory property under 970 * ibm,dynamic-reconfiguration-memory node. 971 */ 972 #define SPAPR_LMB_FLAGS_ASSIGNED 0x00000008 973 #define SPAPR_LMB_FLAGS_DRC_INVALID 0x00000020 974 #define SPAPR_LMB_FLAGS_RESERVED 0x00000080 975 #define SPAPR_LMB_FLAGS_HOTREMOVABLE 0x00000100 976 977 void spapr_do_system_reset_on_cpu(CPUState *cs, run_on_cpu_data arg); 978 979 #define HTAB_SIZE(spapr) (1ULL << ((spapr)->htab_shift)) 980 981 int spapr_get_vcpu_id(PowerPCCPU *cpu); 982 bool spapr_set_vcpu_id(PowerPCCPU *cpu, int cpu_index, Error **errp); 983 PowerPCCPU *spapr_find_cpu(int vcpu_id); 984 985 int spapr_caps_pre_load(void *opaque); 986 int spapr_caps_pre_save(void *opaque); 987 988 /* 989 * Handling of optional capabilities 990 */ 991 extern const VMStateDescription vmstate_spapr_cap_htm; 992 extern const VMStateDescription vmstate_spapr_cap_vsx; 993 extern const VMStateDescription vmstate_spapr_cap_dfp; 994 extern const VMStateDescription vmstate_spapr_cap_cfpc; 995 extern const VMStateDescription vmstate_spapr_cap_sbbc; 996 extern const VMStateDescription vmstate_spapr_cap_ibs; 997 extern const VMStateDescription vmstate_spapr_cap_hpt_maxpagesize; 998 extern const VMStateDescription vmstate_spapr_cap_nested_kvm_hv; 999 extern const VMStateDescription vmstate_spapr_cap_nested_papr; 1000 extern const VMStateDescription vmstate_spapr_cap_large_decr; 1001 extern const VMStateDescription vmstate_spapr_cap_ccf_assist; 1002 extern const VMStateDescription vmstate_spapr_cap_fwnmi; 1003 extern const VMStateDescription vmstate_spapr_cap_rpt_invalidate; 1004 extern const VMStateDescription vmstate_spapr_cap_ail_mode_3; 1005 extern const VMStateDescription vmstate_spapr_wdt; 1006 spapr_get_cap(SpaprMachineState * spapr,int cap)1007 static inline uint8_t spapr_get_cap(SpaprMachineState *spapr, int cap) 1008 { 1009 return spapr->eff.caps[cap]; 1010 } 1011 1012 void spapr_caps_init(SpaprMachineState *spapr); 1013 void spapr_caps_apply(SpaprMachineState *spapr); 1014 void spapr_caps_cpu_apply(SpaprMachineState *spapr, PowerPCCPU *cpu); 1015 void spapr_caps_add_properties(SpaprMachineClass *smc); 1016 int spapr_caps_post_migration(SpaprMachineState *spapr); 1017 1018 bool spapr_check_pagesize(SpaprMachineState *spapr, hwaddr pagesize, 1019 Error **errp); 1020 /* 1021 * XIVE definitions 1022 */ 1023 #define SPAPR_OV5_XIVE_LEGACY 0x0 1024 #define SPAPR_OV5_XIVE_EXPLOIT 0x40 1025 #define SPAPR_OV5_XIVE_BOTH 0x80 /* Only to advertise on the platform */ 1026 1027 void spapr_set_all_lpcrs(target_ulong value, target_ulong mask); 1028 void spapr_init_all_lpcrs(target_ulong value, target_ulong mask); 1029 hwaddr spapr_get_rtas_addr(void); 1030 bool spapr_memory_hot_unplug_supported(SpaprMachineState *spapr); 1031 1032 void spapr_vof_reset(SpaprMachineState *spapr, void *fdt, Error **errp); 1033 void spapr_vof_quiesce(MachineState *ms); 1034 bool spapr_vof_setprop(MachineState *ms, const char *path, const char *propname, 1035 void *val, int vallen); 1036 target_ulong spapr_h_vof_client(PowerPCCPU *cpu, SpaprMachineState *spapr, 1037 target_ulong opcode, target_ulong *args); 1038 target_ulong spapr_vof_client_architecture_support(MachineState *ms, 1039 CPUState *cs, 1040 target_ulong ovec_addr); 1041 void spapr_vof_client_dt_finalize(SpaprMachineState *spapr, void *fdt); 1042 1043 /* H_WATCHDOG */ 1044 void spapr_watchdog_init(SpaprMachineState *spapr); 1045 void spapr_register_nested_hv(void); 1046 void spapr_unregister_nested_hv(void); 1047 void spapr_nested_reset(SpaprMachineState *spapr); 1048 void spapr_register_nested_papr(void); 1049 void spapr_unregister_nested_papr(void); 1050 1051 #endif /* HW_SPAPR_H */ 1052