Home
last modified time | relevance | path

Searched defs:dsi_pll_config (Results 1 – 3 of 3) sorted by relevance

/openbmc/linux/drivers/gpu/drm/msm/dsi/phy/
H A Ddsi_phy_14nm.c47 u32 plllock_cnt;
48 u32 ssc_center;
49 u32 ssc_adj_period;
50 u32 ssc_spread;
51 u32 ssc_freq;
54 u32 dec_start;
55 u32 div_frac_start;
56 u32 ssc_period;
57 u32 ssc_step_size;
58 u32 plllock_cmp;
[all …]
H A Ddsi_phy_10nm.c45 struct dsi_pll_config { struct
46 bool enable_ssc;
47 bool ssc_center;
48 u32 ssc_freq;
49 u32 ssc_offset;
50 u32 ssc_adj_per;
53 u32 pll_prop_gain_rate;
54 u32 decimal_div_start;
55 u32 frac_div_start;
57 u32 ssc_stepsize;
[all …]
H A Ddsi_phy_7nm.c53 struct dsi_pll_config { struct
54 bool enable_ssc;
55 bool ssc_center;
56 u32 ssc_freq;
57 u32 ssc_offset;
58 u32 ssc_adj_per;
61 u32 decimal_div_start;
62 u32 frac_div_start;
63 u32 pll_clock_inverters;
64 u32 ssc_stepsize;
[all …]