/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
H A D | dcn20_dpp_cm.c | 51 struct dpp *dpp_base) in dpp2_enable_cm_block() 65 struct dpp *dpp_base, in dpp2_degamma_ram_inuse() 86 struct dpp *dpp_base, in dpp2_program_degamma_lut() 117 struct dpp *dpp_base, in dpp2_set_degamma_pwl() 135 struct dpp *dpp_base, in dpp2_set_degamma() 214 struct dpp *dpp_base, in dpp2_cm_set_gamut_remap() 238 struct dpp *dpp_base, in dpp2_program_input_csc() 311 struct dpp *dpp_base, in dpp20_power_on_blnd_lut() 322 struct dpp *dpp_base, in dpp20_configure_blnd_lut() 335 struct dpp *dpp_base, in dpp20_program_blnd_pwl() [all …]
|
H A D | dcn20_dpp.c | 51 void dpp20_read_state(struct dpp *dpp_base, in dpp20_read_state() 76 struct dpp *dpp_base, in dpp2_power_on_obuf() 91 struct dpp *dpp_base, in dpp2_dummy_program_input_lut() 96 struct dpp *dpp_base, in dpp2_cnv_setup() 315 struct dpp *dpp_base, in dpp2_cnv_set_alpha_keyer() 338 struct dpp *dpp_base, in dpp2_set_cursor_attributes()
|
H A D | dcn20_hwseq.c | 891 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn20_set_blend_lut() local 913 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn20_set_shaper_3dlut() local 944 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn20_set_input_transfer_func() local
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
H A D | dcn10_dpp_cm.c | 161 struct dpp *dpp_base, in dpp1_cm_set_gamut_remap() 240 struct dpp *dpp_base, in dpp1_cm_set_output_csc_default() 310 struct dpp *dpp_base, in dpp1_cm_set_output_csc_adjustment() 351 struct dpp *dpp_base, in dpp1_cm_configure_regamma_lut() 365 struct dpp *dpp_base, in dpp1_cm_program_regamma_luta_settings() 394 struct dpp *dpp_base, in dpp1_cm_program_regamma_lutb_settings() 421 struct dpp *dpp_base, in dpp1_program_input_csc() 497 struct dpp *dpp_base, in dpp1_program_bias_and_scale() 518 struct dpp *dpp_base, in dpp1_program_degamma_lutb_settings() 547 struct dpp *dpp_base, in dpp1_program_degamma_luta_settings() [all …]
|
H A D | dcn10_dpp.c | 94 void dpp_read_state(struct dpp *dpp_base, in dpp_read_state() 188 void dpp_reset(struct dpp *dpp_base) in dpp_reset() 204 struct dpp *dpp_base, const struct pwl_params *params, enum opp_regamma mode) in dpp1_cm_set_regamma_pwl() 260 struct dpp *dpp_base, in dpp1_set_degamma_format_float() 275 struct dpp *dpp_base, in dpp1_cnv_setup() 411 struct dpp *dpp_base, in dpp1_set_cursor_attributes() 432 struct dpp *dpp_base, in dpp1_set_cursor_position() 490 struct dpp *dpp_base, in dpp1_cnv_set_optional_cursor_attributes() 502 struct dpp *dpp_base, in dpp1_dppclk_control()
|
H A D | dcn10_dpp_dscl.c | 124 struct dpp *dpp_base, in dpp1_dscl_get_dscl_mode() 158 struct dpp *dpp_base, in dpp1_power_on_dscl() 613 void dpp1_dscl_set_scaler_manual_scale(struct dpp *dpp_base, in dpp1_dscl_set_scaler_manual_scale()
|
H A D | dcn10_hw_sequencer.c | 1750 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn10_set_input_transfer_func() local
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
H A D | dcn30_dpp.c | 55 struct dpp *dpp_base, in dpp3_program_post_csc() 171 struct dpp *dpp_base, in dpp3_cnv_setup() 352 struct dpp *dpp_base, in dpp3_set_cursor_attributes() 534 struct dpp *dpp_base, in dpp3_power_on_blnd_lut() 554 struct dpp *dpp_base, in dpp3_power_on_hdr3dlut() 571 struct dpp *dpp_base, in dpp3_power_on_shaper() 588 struct dpp *dpp_base, in dpp3_configure_blnd_lut() 601 struct dpp *dpp_base, in dpp3_program_blnd_pwl() 662 struct dpp *dpp_base, in dpp3_program_blnd_luta_settings() 690 struct dpp *dpp_base, in dpp3_program_blnd_lutb_settings() [all …]
|
H A D | dcn30_dpp_cm.c | 44 struct dpp *dpp_base) in dpp3_enable_cm_block() 57 static enum dc_lut_mode dpp30_get_gamcor_current(struct dpp *dpp_base) in dpp30_get_gamcor_current() 81 struct dpp *dpp_base, in dpp3_program_gammcor_lut() 130 struct dpp *dpp_base, in dpp3_power_on_gamcor_lut() 149 struct dpp *dpp_base, in dpp3_program_cm_dealpha() 160 struct dpp *dpp_base, in dpp3_program_cm_bias() 205 struct dpp *dpp_base, in dpp3_configure_gamcor_lut() 219 struct dpp *dpp_base, const struct pwl_params *params) in dpp3_program_gamcor_lut() 308 struct dpp *dpp_base, in dpp3_set_hdr_multiplier() 377 struct dpp *dpp_base, in dpp3_cm_set_gamut_remap()
|
H A D | dcn30_hwseq.c | 75 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn30_set_blend_lut() local 96 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn30_set_mpc_shaper_3dlut() local 151 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn30_set_input_transfer_func() local
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn201/ |
H A D | dcn201_dpp.c | 45 struct dpp *dpp_base, in dpp201_cnv_setup()
|
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/ |
H A D | dcn32_hwseq.c | 442 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn32_set_mpc_shaper_3dlut() local 478 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn32_set_mcm_luts() local 526 struct dpp *dpp_base = pipe_ctx->plane_res.dpp; in dcn32_set_input_transfer_func() local
|