Home
last modified time | relevance | path

Searched defs:divq (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/clk/
H A Dclk-highbank.c97 unsigned long divf, divq, vco_freq, reg; in clk_pll_recalc_rate() local
113 u32 divq, divf; in clk_pll_calc() local
137 u32 divq, divf; in clk_pll_round_rate() local
149 u32 divq, divf; in clk_pll_set_rate() local
/openbmc/linux/drivers/clk/analogbits/
H A Dwrpll-cln28hpc.c151 u8 divq = 0; in __wrpll_calc_divq() local
231 u8 fbdiv, divq, best_r, r; in wrpll_configure_for_rate() local
/openbmc/u-boot/drivers/clk/sifive/
H A Dwrpll-cln28hpc.c160 u8 divq = 0; in __wrpll_calc_divq() local
247 u8 fbdiv, divq, best_r, r; in analogbits_wrpll_configure_for_rate() local
H A Danalogbits-wrpll-cln28hpc.h78 u8 divq; member
/openbmc/linux/include/linux/clk/
H A Danalogbits-wrpll-cln28hpc.h60 u8 divq; member
/openbmc/linux/drivers/clk/socfpga/
H A Dclk-pll-a10.c38 unsigned long divf, divq, reg; in clk_pll_recalc_rate() local
H A Dclk-pll.c42 unsigned long divf, divq, reg; in clk_pll_recalc_rate() local
/openbmc/linux/drivers/clk/imx/
H A Dclk-frac-pll.c100 u32 val, divff, divfi, divq; in clk_pll_recalc_rate() local
H A Dclk-sscg-pll.c74 int divq; member
331 u32 val, divr1, divf1, divr2, divf2, divq; in clk_sscg_pll_recalc_rate() local
/openbmc/u-boot/arch/arm/mach-imx/imx8m/
H A Dclock.c82 u32 divr1, divr2, divf1, divf2, divq, div; in decode_sscg_pll() local
/openbmc/linux/drivers/media/pci/solo6x10/
H A Dsolo6x10-core.c525 u32 divq, divf; in solo_pci_probe() local
/openbmc/u-boot/drivers/clk/
H A Dclk_stm32h7.c323 u8 divq; member