Home
last modified time | relevance | path

Searched defs:clk_ctrl (Results 1 – 17 of 17) sorted by relevance

/openbmc/u-boot/drivers/clk/
H A Dclk_zynq.c101 static enum zynq_clk zynq_clk_get_cpu_pll(u32 clk_ctrl) in zynq_clk_get_cpu_pll()
116 static enum zynq_clk zynq_clk_get_peripheral_pll(u32 clk_ctrl) in zynq_clk_get_peripheral_pll()
133 u32 clk_ctrl, reset, pwrdwn, mul, bypass; in zynq_clk_get_pll_rate() local
154 u32 clk_ctrl, srcsel; in zynq_clk_get_gem_rclk() local
171 u32 clk_621, clk_ctrl, div; in zynq_clk_get_cpu_rate() local
203 u32 clk_ctrl, div; in zynq_clk_get_ddr2x_rate() local
215 u32 clk_ctrl, div; in zynq_clk_get_ddr3x_rate() local
227 u32 clk_ctrl, div0, div1; in zynq_clk_get_dci_rate() local
243 u32 clk_ctrl, div0; in zynq_clk_get_peripheral_rate() local
318 u32 clk_ctrl, div0 = 0, div1 = 0; in zynq_clk_set_peripheral_rate() local
H A Dclk_zynqmp.c246 static enum zynqmp_clk zynqmp_clk_get_cpu_pll(u32 clk_ctrl) in zynqmp_clk_get_cpu_pll()
262 static enum zynqmp_clk zynqmp_clk_get_ddr_pll(u32 clk_ctrl) in zynqmp_clk_get_ddr_pll()
276 static enum zynqmp_clk zynqmp_clk_get_peripheral_pll(u32 clk_ctrl) in zynqmp_clk_get_peripheral_pll()
292 static enum zynqmp_clk zynqmp_clk_get_wdt_pll(u32 clk_ctrl) in zynqmp_clk_get_wdt_pll()
308 static ulong zynqmp_clk_get_pll_src(ulong clk_ctrl, in zynqmp_clk_get_pll_src()
339 u32 clk_ctrl, reset, mul; in zynqmp_clk_get_pll_rate() local
371 u32 clk_ctrl, div; in zynqmp_clk_get_cpu_rate() local
394 u32 clk_ctrl, div; in zynqmp_clk_get_ddr_rate() local
419 u32 clk_ctrl, div0; in zynqmp_clk_get_peripheral_rate() local
454 u32 clk_ctrl, div0; in zynqmp_clk_get_wdt_rate() local
[all …]
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_vbif.h19 u32 clk_ctrl; member
25 u32 clk_ctrl; member
40 u32 clk_ctrl; member
H A Ddpu_hw_top.c67 enum dpu_clk_ctrl_type clk_ctrl, bool enable) in dpu_hw_setup_clk_force_ctrl()
H A Ddpu_hw_catalog.h515 enum dpu_clk_ctrl_type clk_ctrl; member
633 enum dpu_clk_ctrl_type clk_ctrl; member
/openbmc/linux/include/linux/platform_data/
H A Dnet-cw1200.h21 int (*clk_ctrl)(const struct cw1200_platform_data_spi *pdata, member
38 int (*clk_ctrl)(const struct cw1200_platform_data_sdio *pdata, member
/openbmc/linux/arch/mips/ath79/
H A Dclock.c238 u32 pll, out_div, ref_div, nint, nfrac, frac, clk_ctrl, postdiv; in ar934x_clocks_init() local
356 u32 pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; in qca953x_clocks_init() local
439 u32 pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; in qca955x_clocks_init() local
522 u32 pll, out_div, ref_div, nint, hfrac, lfrac, clk_ctrl, postdiv; in qca956x_clocks_init() local
/openbmc/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dfsl_lsch3_speed.c32 struct ccsr_clk_ctrl __iomem *clk_ctrl = in get_sys_info() local
/openbmc/linux/sound/soc/codecs/
H A Dadau1372.c790 unsigned int clk_ctrl = ADAU1372_CLK_CTRL_MCLK_EN; in adau1372_set_power() local
919 unsigned int clk_ctrl; in adau1372_probe() local
H A Dpcm186x.c361 u8 clk_ctrl = 0; in pcm186x_set_fmt() local
/openbmc/u-boot/arch/arm/cpu/arm926ejs/armada100/
H A Dtimer.c18 u32 clk_ctrl; /* Timer clk control reg */ member
/openbmc/linux/drivers/clk/zynq/
H A Dclkc.c176 const char *clk_name1, void __iomem *clk_ctrl, in zynq_clk_register_periph_clk()
/openbmc/linux/drivers/mmc/host/
H A Dtmio_mmc_core.c184 u16 card_opt, clk_ctrl, sdif_mode; in tmio_mmc_reset() local
H A Dsdhci-tegra.c370 u32 misc_ctrl, clk_ctrl, pad_ctrl; in tegra_sdhci_reset() local
/openbmc/linux/drivers/clk/bcm/
H A Dclk-iproc-pll.c719 const struct iproc_clk_ctrl *clk_ctrl, in iproc_pll_clk_setup()
/openbmc/u-boot/drivers/spi/
H A Dti_qspi.c84 u32 clk_ctrl; member
/openbmc/u-boot/arch/mips/mach-jz47xx/jz4780/
H A Dpll.c385 u32 clk_ctrl; in cpu_mux_select() local