Home
last modified time | relevance | path

Searched defs:_reg (Results 26 – 50 of 167) sorted by relevance

1234567

/openbmc/linux/drivers/net/ethernet/mediatek/
H A Dmtk_wed_debugfs.c27 #define DUMP_REG(_reg, ...) { #_reg, MTK_##_reg, __VA_ARGS__ } argument
34 #define DUMP_WED(_reg) DUMP_REG(_reg, DUMP_TYPE_WED) argument
37 #define DUMP_WDMA(_reg) DUMP_REG(_reg, DUMP_TYPE_WDMA) argument
/openbmc/linux/drivers/clk/actions/
H A Dowl-divider.h29 #define OWL_DIVIDER_HW(_reg, _shift, _width, _div_flags, _table) \ argument
38 #define OWL_DIVIDER(_struct, _name, _parent, _reg, \ argument
H A Dowl-factor.h35 #define OWL_FACTOR_HW(_reg, _shift, _width, _fct_flags, _table) \ argument
44 #define OWL_FACTOR(_struct, _name, _parent, _reg, \ argument
/openbmc/linux/drivers/i2c/busses/
H A Di2c-brcmstb.c167 #define __bsc_readl(_reg) ioread32be(_reg) argument
168 #define __bsc_writel(_val, _reg) iowrite32be(_val, _reg) argument
170 #define __bsc_readl(_reg) ioread32(_reg) argument
171 #define __bsc_writel(_val, _reg) iowrite32(_val, _reg) argument
174 #define bsc_readl(_dev, _reg) \ argument
177 #define bsc_writel(_dev, _val, _reg) \ argument
/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt7986-apmixed.c23 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
36 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
H A Dclk-mt7981-apmixed.c25 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
38 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
H A Dclk-mt8516-apmixedsys.c23 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
43 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
H A Dclk-mt2712-apmixedsys.c21 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
44 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
H A Dclk-mt7622-apmixedsys.c20 #define PLL_xtal(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits,\ argument
41 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
H A Dclk-mt8365-apmixedsys.c19 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
45 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \ argument
H A Dclk-mt6795-topckgen.c21 #define TOP_MUX_GATE_NOSR(_id, _name, _parents, _reg, _shift, _width, _gate, _flags) \ argument
26 #define TOP_MUX_GATE(_id, _name, _parents, _reg, _shift, _width, _gate, _flags) \ argument
/openbmc/linux/tools/include/linux/
H A Dbitfield.h60 #define __BF_FIELD_CHECK(_mask, _reg, _val, _pfx) \ argument
123 #define FIELD_GET(_mask, _reg) \ argument
/openbmc/linux/drivers/power/supply/
H A Dmax77650-charger.c21 #define MAX77650_CHG_DETAILS_BITS(_reg) \ argument
52 #define MAX77650_CHGIN_DETAILS_BITS(_reg) \ argument
60 #define MAX77650_CHARGER_CHG_CHARGING(_reg) \ argument
/openbmc/linux/include/linux/
H A Dbitfield.h63 #define __BF_FIELD_CHECK(_mask, _reg, _val, _pfx) \ argument
152 #define FIELD_GET(_mask, _reg) \ argument
H A Dsh_clk.h151 #define SH_CLK_DIV4(_parent, _reg, _shift, _div_bitmap, _flags) \ argument
175 #define SH_CLK_DIV6_EXT(_reg, _flags, _parents, \ argument
188 #define SH_CLK_DIV6(_parent, _reg, _flags) \ argument
205 #define SH_CLK_FSIDIV(_reg, _parent) \ argument
/openbmc/linux/drivers/net/ethernet/freescale/fs_enet/
H A Dmac-fec.c61 #define FW(_fecp, _reg, _v) __fs_out32(&(_fecp)->fec_ ## _reg, (_v)) argument
64 #define FR(_fecp, _reg) __fs_in32(&(_fecp)->fec_ ## _reg) argument
67 #define FS(_fecp, _reg, _v) FW(_fecp, _reg, FR(_fecp, _reg) | (_v)) argument
70 #define FC(_fecp, _reg, _v) FW(_fecp, _reg, FR(_fecp, _reg) & ~(_v)) argument
/openbmc/linux/drivers/clk/x86/
H A Dclk-cgu.h118 _reg, _type) \ argument
146 #define LGM_DDIV(_id, _name, _pname, _flags, _reg, \ argument
203 #define LGM_MUX(_id, _name, _pdata, _f, _reg, \ argument
219 #define LGM_DIV(_id, _name, _pname, _f, _reg, _shift, _width, \ argument
241 #define LGM_GATE(_id, _name, _pname, _f, _reg, \ argument
259 #define LGM_FIXED(_id, _name, _pname, _f, _reg, \ argument
279 #define LGM_FIXED_FACTOR(_id, _name, _pname, _f, _reg, \ argument
/openbmc/u-boot/drivers/reset/
H A Dsti-reset.c79 #define STIH407_SRST_CORE(_reg, _bit) \ argument
82 #define STIH407_SRST_SBC(_reg, _bit) \ argument
85 #define STIH407_SRST_LPM(_reg, _bit) \ argument
/openbmc/linux/drivers/clk/sunxi-ng/
H A Dccu_nkm.h34 #define SUNXI_CCU_NKM_WITH_MUX_GATE_LOCK(_struct, _name, _parents, _reg, \ argument
56 #define SUNXI_CCU_NKM_WITH_GATE_LOCK(_struct, _name, _parent, _reg, \ argument
/openbmc/u-boot/drivers/clk/uniphier/
H A Dclk-uniphier.h59 #define UNIPHIER_CLK_GATE(_id, _parent, _reg, _bit) \ argument
70 #define UNIPHIER_CLK_GATE_SIMPLE(_id, _reg, _bit) \ argument
/openbmc/linux/drivers/iio/adc/
H A Dmax77541-adc.c100 #define MAX77541_ADC_CHANNEL_V(_channel, _name, _type, _reg) \ argument
111 #define MAX77541_ADC_CHANNEL_TEMP(_channel, _name, _type, _reg) \ argument
/openbmc/linux/drivers/iio/accel/
H A Ddmard06.c39 #define DMARD06_ACCEL_CHANNEL(_axis, _reg) { \ argument
48 #define DMARD06_TEMP_CHANNEL(_reg) { \ argument
/openbmc/linux/drivers/gpu/drm/msm/adreno/
H A Da6xx_gpu.h45 #define A6XX_PROTECT_NORDWR(_reg, _len) \ argument
54 #define A6XX_PROTECT_RDONLY(_reg, _len) \ argument
/openbmc/linux/arch/mips/include/asm/
H A Dkvm_host.h436 #define __BUILD_KVM_RW_SAVED(name, type, _reg, sel) \ argument
448 #define __BUILD_KVM_SET_SAVED(name, type, _reg, sel) \ argument
469 #define __BUILD_KVM_ATOMIC_SAVED(name, type, _reg, sel) \ argument
494 #define __BUILD_KVM_RW_VZ(name, type, _reg, sel) \ argument
506 #define __BUILD_KVM_SET_VZ(name, type, _reg, sel) \ argument
525 #define __BUILD_KVM_SAVE_VZ(name, _reg, sel) \ argument
577 #define __BUILD_KVM_RW_SW(name, type, _reg, sel) \ argument
581 #define __BUILD_KVM_SET_SW(name, type, _reg, sel) \ argument
585 #define __BUILD_KVM_ATOMIC_SW(name, type, _reg, sel) \ argument
604 #define __BUILD_KVM_RW_HW(name, type, _reg, sel) \ argument
[all …]
/openbmc/linux/sound/soc/mediatek/mt8186/
H A Dmt8186-audsys-clk.c27 #define GATE_AFE_FLAGS(_id, _name, _parent, _reg, _bit, _flags, _cgflags) {\ argument
37 #define GATE_AFE(_id, _name, _parent, _reg, _bit) \ argument

1234567