Home
last modified time | relevance | path

Searched defs:_bit (Results 1 – 25 of 37) sorted by relevance

12

/openbmc/linux/drivers/reset/sti/
Dreset-stih407.c
/openbmc/linux/sound/soc/mediatek/mt8188/
Dmt8188-audsys-clk.c
/openbmc/linux/sound/soc/mediatek/mt8195/
Dmt8195-audsys-clk.c
/openbmc/linux/sound/soc/mediatek/mt8186/
Dmt8186-audsys-clk.c
/openbmc/u-boot/drivers/reset/
H A Dsti-reset.c79 #define STIH407_SRST_CORE(_reg, _bit) \ argument
82 #define STIH407_SRST_SBC(_reg, _bit) \ argument
85 #define STIH407_SRST_LPM(_reg, _bit) \ argument
88 #define STIH407_PDN_0(_bit) \ argument
90 #define STIH407_PDN_1(_bit) \ argument
92 #define STIH407_PDN_ETH(_bit, _stat) \ argument
H A Dreset-uniphier.c27 #define UNIPHIER_RESET(_id, _reg, _bit) \ argument
34 #define UNIPHIER_RESETX(_id, _reg, _bit) \ argument
/openbmc/linux/drivers/clk/meson/
Dclk-regmap.h
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dccu.h33 #define GATE(_off, _bit) { \ argument
51 #define RESET(_off, _bit) { \ argument
/openbmc/u-boot/drivers/clk/uniphier/
H A Dclk-uniphier.h59 #define UNIPHIER_CLK_GATE(_id, _parent, _reg, _bit) \ argument
70 #define UNIPHIER_CLK_GATE_SIMPLE(_id, _reg, _bit) \ argument
/openbmc/linux/drivers/memory/tegra/
Dtegra114.c
Dtegra210.c
/openbmc/linux/arch/sh/kernel/cpu/sh4a/
Dclock-sh7366.c
Dclock-sh7343.c
Dclock-sh7757.c
Dclock-shx3.c
Dclock-sh7785.c
Dclock-sh7722.c
Dclock-sh7786.c
Dclock-sh7723.c
/openbmc/qemu/include/hw/
H A Dqdev-properties.h94 #define DEFINE_PROP_BIT(_name, _state, _field, _bit, _defval) \ argument
108 #define DEFINE_PROP_BIT64(_name, _state, _field, _bit, _defval) \ argument
114 #define DEFINE_PROP_ON_OFF_AUTO_BIT64(_name, _state, _field, _bit, _defval) \ argument
/openbmc/linux/drivers/reset/
Dreset-uniphier.c
/openbmc/u-boot/drivers/clk/
H A Dclk_meson.h18 #define MESON_GATE(id, _reg, _bit) \ argument
/openbmc/linux/arch/sh/kernel/cpu/sh2a/
Dclock-sh7264.c
Dclock-sh7269.c
/openbmc/linux/drivers/clk/bcm/
Dclk-kona.h

12