Home
last modified time | relevance | path

Searched refs:val_cfg0 (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/arch/arm/mach-imx/imx8m/
H A Dclock.c654 u32 val_cfg0, val_cfg1; in frac_pll_init() local
666 val_cfg0 = FRAC_PLL_CLKE_MASK | FRAC_PLL_REFCLK_SEL_OSC_25M | in frac_pll_init()
679 writel(val_cfg0 | FRAC_PLL_BYPASS_MASK, pll_cfg0); in frac_pll_init()
680 val_cfg0 = readl(pll_cfg0); in frac_pll_init()
683 ret = readl_poll_timeout(pll_cfg0, val_cfg0, in frac_pll_init()
684 val_cfg0 & FRAC_PLL_LOCK_MASK, 1); in frac_pll_init()
695 u32 val_cfg0, val_cfg1, val_cfg2, val; in sscg_pll_init() local
708 val_cfg0 = SSCG_PLL_CLKE_MASK | SSCG_PLL_DIV2_CLKE_MASK | in sscg_pll_init()
723 val_cfg0 = SSCG_PLL_CLKE_MASK | SSCG_PLL_DIV2_CLKE_MASK | in sscg_pll_init()
751 writel(val_cfg0 | bypass2_mask, pll_cfg1); in sscg_pll_init()
[all …]