Home
last modified time | relevance | path

Searched refs:tve (Results 1 – 15 of 15) sorted by relevance

/openbmc/u-boot/drivers/video/sunxi/
H A Dtve_common.c22 writel(SUNXI_TVE_CFG0_VGA, &tve->cfg0); in tvencoder_mode_set()
23 writel(SUNXI_TVE_DAC_CFG0_VGA, &tve->dac_cfg0); in tvencoder_mode_set()
24 writel(SUNXI_TVE_UNKNOWN1_VGA, &tve->unknown1); in tvencoder_mode_set()
34 writel(SUNXI_TVE_CFG0_PAL, &tve->cfg0); in tvencoder_mode_set()
36 writel(SUNXI_TVE_FILTER_COMPOSITE, &tve->filter); in tvencoder_mode_set()
37 writel(SUNXI_TVE_PORCH_NUM_PAL, &tve->porch_num); in tvencoder_mode_set()
38 writel(SUNXI_TVE_LINE_NUM_PAL, &tve->line_num); in tvencoder_mode_set()
40 &tve->blank_black_level); in tvencoder_mode_set()
44 writel(SUNXI_TVE_UNKNOWN2_PAL, &tve->unknown2); in tvencoder_mode_set()
60 writel(SUNXI_TVE_CFG0_NTSC, &tve->cfg0); in tvencoder_mode_set()
[all …]
H A Dsunxi_display.c821 struct sunxi_tve_reg * const tve = local
831 tvencoder_mode_set(tve, tve_mode_vga);
834 tvencoder_mode_set(tve, tve_mode_composite_pal_nc);
837 tvencoder_mode_set(tve, tve_mode_composite_pal);
840 tvencoder_mode_set(tve, tve_mode_composite_pal_m);
843 tvencoder_mode_set(tve, tve_mode_composite_ntsc);
930 struct sunxi_tve_reg * __maybe_unused const tve = local
986 tvencoder_enable(tve);
1005 tvencoder_enable(tve);
/openbmc/linux/drivers/gpu/drm/imx/ipuv3/
H A Dimx-tve.c106 struct imx_tve *tve; member
207 if (!tve->ddc) in imx_tve_connector_get_modes()
265 ret = clk_set_parent(tve->di_sel_clk, tve->di_clk); in imx_tve_encoder_mode_set()
286 tve_enable(tve); in imx_tve_encoder_enable()
293 tve_disable(tve); in imx_tve_encoder_disable()
427 tve->di_clk = devm_clk_register(tve->dev, &tve->clk_hw_di); in tve_clk_init()
500 tvee->tve = tve; in imx_tve_bind()
529 struct imx_tve *tve; in imx_tve_probe() local
535 tve = devm_kzalloc(dev, sizeof(*tve), GFP_KERNEL); in imx_tve_probe()
536 if (!tve) in imx_tve_probe()
[all …]
H A DMakefile8 obj-$(CONFIG_DRM_IMX_TVE) += imx-tve.o
/openbmc/qemu/hw/pci-host/
H A Dpnv_phb3.c739 bool is_write, uint64_t tve, in pnv_phb3_translate_tve() argument
742 uint64_t tta = GETFIELD(IODA2_TVT_TABLE_ADDR, tve); in pnv_phb3_translate_tve()
743 int32_t lev = GETFIELD(IODA2_TVT_NUM_LEVELS, tve); in pnv_phb3_translate_tve()
744 uint32_t tts = GETFIELD(IODA2_TVT_TCE_TABLE_SIZE, tve); in pnv_phb3_translate_tve()
745 uint32_t tps = GETFIELD(IODA2_TVT_IO_PSIZE, tve); in pnv_phb3_translate_tve()
762 if (!(tve & PPC_BIT(51))) { in pnv_phb3_translate_tve()
812 is_write ? 'W' : 'R', tve); in pnv_phb3_translate_tve()
825 is_write ? 'W' : 'R', tve); in pnv_phb3_translate_tve()
845 uint64_t tve, cfg; in pnv_phb3_translate_iommu() local
874 tve = ds->phb->ioda_TVT[ds->pe_num * 2 + tve_sel]; in pnv_phb3_translate_iommu()
[all …]
H A Dpnv_phb4.c1224 bool is_write, uint64_t tve, in pnv_phb4_translate_tve() argument
1227 uint64_t tta = GETFIELD(IODA3_TVT_TABLE_ADDR, tve); in pnv_phb4_translate_tve()
1228 int32_t lev = GETFIELD(IODA3_TVT_NUM_LEVELS, tve); in pnv_phb4_translate_tve()
1229 uint32_t tts = GETFIELD(IODA3_TVT_TCE_TABLE_SIZE, tve); in pnv_phb4_translate_tve()
1230 uint32_t tps = GETFIELD(IODA3_TVT_IO_PSIZE, tve); in pnv_phb4_translate_tve()
1288 is_write ? 'W' : 'R', tve); in pnv_phb4_translate_tve()
1301 is_write ? 'W' : 'R', tve); in pnv_phb4_translate_tve()
1321 uint64_t tve, cfg; in pnv_phb4_translate_iommu() local
1349 tve = ds->phb->ioda_TVT[ds->pe_num * 2 + tve_sel]; in pnv_phb4_translate_iommu()
1350 pnv_phb4_translate_tve(ds, addr, flag & IOMMU_WO, tve, &ret); in pnv_phb4_translate_iommu()
/openbmc/u-boot/arch/arm/include/asm/arch-sunxi/
H A Dtve.h127 void tvencoder_mode_set(struct sunxi_tve_reg * const tve, enum tve_mode mode);
128 void tvencoder_enable(struct sunxi_tve_reg * const tve);
/openbmc/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx53-mba53.dts135 tve {
234 &tve {
238 fsl,tve-mode = "vga";
H A Dimx53-qsb.dts109 &tve {
H A Dimx53-qsb-common.dtsi327 &tve {
331 fsl,tve-mode = "vga";
H A Dimx53-qsrb.dts147 &tve {
H A Dimx53.dtsi813 tve: tve@63ff0000 { label
814 compatible = "fsl,imx53-tve";
819 clock-names = "tve", "di_sel";
/openbmc/linux/Documentation/devicetree/bindings/display/
H A Dsimple-framebuffer.yaml143 - mixer1-lcd1-tve
/openbmc/u-boot/arch/arm/dts/
H A Dsunxi-h3-h5.dtsi70 framebuffer-tve {
73 allwinner,pipeline = "mixer1-lcd1-tve";
/openbmc/linux/arch/arm/boot/dts/allwinner/
H A Dsunxi-h3-h5.dtsi71 framebuffer-tve {
74 allwinner,pipeline = "mixer1-lcd1-tve";