Home
last modified time | relevance | path

Searched refs:trigger_cur (Results 1 – 4 of 4) sorted by relevance

/openbmc/qemu/target/riscv/
H A Ddebug.c157 int trigger_type = get_trigger_type(env, env->trigger_cur); in tdata_available()
168 return env->trigger_cur; in tselect_csr_read()
174 env->trigger_cur = val; in tselect_csr_write()
686 int count = itrigger_get_count(env, env->trigger_cur), executed; in itrigger_get_adjust_count()
702 return deposit64(env->tdata1[env->trigger_cur], 10, 14, in tdata_csr_read()
705 return env->tdata1[env->trigger_cur]; in tdata_csr_read()
707 return env->tdata2[env->trigger_cur]; in tdata_csr_read()
709 return env->tdata3[env->trigger_cur]; in tdata_csr_read()
722 trigger_type = get_trigger_type(env, env->trigger_cur); in tdata_csr_write()
727 type2_reg_write(env, env->trigger_cur, tdata_index, val); in tdata_csr_write()
[all …]
H A Dmachine.c256 VMSTATE_UINTTL(env.trigger_cur, RISCVCPU),
H A Dcpu.h344 target_ulong trigger_cur; member
H A Dcsr.c3872 if (env->trigger_cur >= RV_MAX_TRIGGERS && csrno == CSR_TDATA1) { in read_tdata()