Home
last modified time | relevance | path

Searched refs:trigger_cur (Results 1 – 4 of 4) sorted by relevance

/openbmc/qemu/target/riscv/
H A Ddebug.c157 int trigger_type = get_trigger_type(env, env->trigger_cur); in tdata_available()
168 return env->trigger_cur; in tselect_csr_read()
174 env->trigger_cur = val; in tselect_csr_write()
856 int count = itrigger_get_count(env, env->trigger_cur), executed; in itrigger_get_adjust_count()
857 if ((count != 0) && check_itrigger_priv(env, env->trigger_cur)) { in itrigger_get_adjust_count()
870 env->tdata1[env->trigger_cur]); in tdata_csr_read()
872 return deposit64(env->tdata1[env->trigger_cur], 10, 14, in tdata_csr_read()
875 return env->tdata1[env->trigger_cur]; in tdata_csr_read()
877 return env->tdata2[env->trigger_cur]; in tdata_csr_read()
879 return env->tdata3[env->trigger_cur]; in tdata_csr_read()
[all …]
H A Dmachine.c255 VMSTATE_UINTTL(env.trigger_cur, RISCVCPU),
H A Dcpu.h420 target_ulong trigger_cur; member
H A Dcsr.c4298 if (env->trigger_cur >= RV_MAX_TRIGGERS && csrno == CSR_TDATA1) { in read_tdata()