Home
last modified time | relevance | path

Searched refs:treset_cntr0_val (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dwrap_sdram_config.c283 .treset_cntr0_val = TRESET_CNTR0_VAL,
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dsdram_gen5.h215 u8 treset_cntr0_val; member
/openbmc/u-boot/drivers/ddr/altera/
H A Dsequencer.c989 rw_mgr_mem_init_load_regs(misccfg->treset_cntr0_val, in rw_mgr_mem_initialize()