Home
last modified time | relevance | path

Searched refs:timer_intr_enable (Results 1 – 2 of 2) sorted by relevance

/openbmc/qemu/hw/timer/
H A Dibex_timer.c81 if (s->timer_intr_enable & R_INTR_ENABLE_IE_0_MASK) { in ibex_timer_update_irqs()
111 if (s->timer_intr_enable & R_INTR_ENABLE_IE_0_MASK) { in ibex_timer_cb()
129 s->timer_intr_enable = 0x00000000; in ibex_timer_reset()
166 retvalue = s->timer_intr_enable; in ibex_timer_read()
216 s->timer_intr_enable = val; in ibex_timer_write()
223 if (s->timer_intr_enable & val & R_INTR_ENABLE_IE_0_MASK) { in ibex_timer_write()
260 VMSTATE_UINT32(timer_intr_enable, IbexTimerState),
/openbmc/qemu/include/hw/timer/
H A Dibex_timer.h46 uint32_t timer_intr_enable; member