| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn32/ |
| H A D | dcn32_dpp.c | 149 const struct dcn3_dpp_registers *tf_regs, in dpp32_construct() argument
159 dpp->tf_regs = tf_regs; in dpp32_construct()
|
| H A D | dcn32_dpp.h | 34 const struct dcn3_dpp_registers *tf_regs,
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn201/ |
| H A D | dcn201_dpp.h | 60 const struct dcn201_dpp_registers *tf_regs; member
79 const struct dcn201_dpp_registers *tf_regs,
|
| H A D | dcn201_dpp.c | 35 dpp->tf_regs->reg
289 const struct dcn201_dpp_registers *tf_regs, in dpp201_construct() argument
299 dpp->tf_regs = tf_regs; in dpp201_construct()
|
| H A D | dcn201_resource.c | 463 #define tf_regs(id)\ macro
468 static const struct dcn201_dpp_registers tf_regs[] = { variable
469 tf_regs(0),
470 tf_regs(1),
471 tf_regs(2),
472 tf_regs(3),
636 &tf_regs[inst], &tf_shift, &tf_mask)) in dcn201_dpp_create()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| H A D | dcn20_dpp.c | 42 dpp->tf_regs->reg
407 const struct dcn2_dpp_registers *tf_regs, in dpp2_construct() argument
417 dpp->tf_regs = tf_regs; in dpp2_construct()
|
| H A D | dcn20_resource.c | 416 #define tf_regs(id)\ macro
422 static const struct dcn2_dpp_registers tf_regs[] = { variable
423 tf_regs(0),
424 tf_regs(1),
425 tf_regs(2),
426 tf_regs(3),
427 tf_regs(4),
428 tf_regs(5),
745 &tf_regs[inst], &tf_shift, &tf_mask)) in dcn20_dpp_create()
|
| H A D | dcn20_dpp.h | 681 const struct dcn2_dpp_registers *tf_regs; member
771 const struct dcn2_dpp_registers *tf_regs,
|
| H A D | dcn20_dpp_cm.c | 37 dpp->tf_regs->reg
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_dpp.c | 42 dpp->tf_regs->reg
562 const struct dcn_dpp_registers *tf_regs, in dpp1_construct() argument
572 dpp->tf_regs = tf_regs; in dpp1_construct()
|
| H A D | dcn10_resource.c | 344 #define tf_regs(id)\ macro
349 static const struct dcn_dpp_registers tf_regs[] = { variable
350 tf_regs(0),
351 tf_regs(1),
352 tf_regs(2),
353 tf_regs(3),
587 &tf_regs[inst], &tf_shift, &tf_mask); in dcn10_dpp_create()
|
| H A D | dcn10_dpp_dscl.c | 44 dpp->tf_regs->reg
163 if (dpp->tf_regs->DSCL_MEM_PWR_CTRL) { in dpp1_power_on_dscl()
|
| H A D | dcn10_dpp_cm.c | 43 dpp->tf_regs->reg
|
| H A D | dcn10_dpp.h | 1359 const struct dcn_dpp_registers *tf_regs; member
1521 const struct dcn_dpp_registers *tf_regs,
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn21/ |
| H A D | dcn21_resource.c | 429 #define tf_regs(id)\ macro
435 static const struct dcn2_dpp_registers tf_regs[] = { variable
436 tf_regs(0),
437 tf_regs(1),
438 tf_regs(2),
439 tf_regs(3),
510 &tf_regs[inst], &tf_shift, &tf_mask)) in dcn21_dpp_create()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
| H A D | dcn30_dpp.c | 34 dpp->tf_regs->reg
1474 const struct dcn3_dpp_registers *tf_regs, in dpp3_construct() argument
1484 dpp->tf_regs = tf_regs; in dpp3_construct()
|
| H A D | dcn30_dpp.h | 563 const struct dcn3_dpp_registers *tf_regs; member
582 const struct dcn3_dpp_registers *tf_regs,
|
| H A D | dcn30_dpp_cm.c | 34 dpp->tf_regs->reg
|