Home
last modified time | relevance | path

Searched refs:tdinit0 (Results 1 – 7 of 7) sorted by relevance

/openbmc/u-boot/arch/arm/mach-sunxi/dram_timings/
H A Dddr2_v3s.c38 u32 tdinit0 = (400 * CONFIG_DRAM_CLK) + 1; /* 400us */ in mctl_set_timing_params() local
79 writel(PTR3_TDINIT0(tdinit0) | PTR3_TDINIT1(tdinit1), &mctl_ctl->ptr[3]); in mctl_set_timing_params()
H A Dlpddr3_stock.c38 u32 tdinit0 = (200 * CONFIG_DRAM_CLK) + 1; /* 200us */ in mctl_set_timing_params() local
78 writel(PTR3_TDINIT0(tdinit0) | PTR3_TDINIT1(tdinit1), &mctl_ctl->ptr[3]); in mctl_set_timing_params()
H A Dddr3_1333.c38 u32 tdinit0 = (500 * CONFIG_DRAM_CLK) + 1; /* 500us */ in mctl_set_timing_params() local
82 writel(PTR3_TDINIT0(tdinit0) | PTR3_TDINIT1(tdinit1), &mctl_ctl->ptr[3]); in mctl_set_timing_params()
/openbmc/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun8i_a83t.c121 u32 tdinit0 = (500 * CONFIG_DRAM_CLK) + 1; /* 500us */ in auto_set_timing_para() local
161 tdinit0 = (200 * CONFIG_DRAM_CLK) + 1; /* 200us */ in auto_set_timing_para()
195 writel(((tdinit0 << 0) | (tdinit1 << 20)), &mctl_ctl->ptr3); in auto_set_timing_para()
H A Ddram_sun9i.c664 const unsigned int tdinit0 = 500 * CONFIG_DRAM_CLK; /* 500us */ in mctl_channel_init() local
670 writel((tdinit1 << 20) | tdinit0, &mctl_phy->ptr[3]); in mctl_channel_init()
674 const unsigned int tdinit0 = (100 * CONFIG_DRAM_CLK + 999) / in mctl_channel_init() local
680 writel((tdinit1 << 20) | tdinit0, &mctl_phy->ptr[3]); in mctl_channel_init()
H A Ddram_sun8i_a33.c121 u32 tdinit0 = (500 * CONFIG_DRAM_CLK) + 1; /* 500us */ in auto_set_timing_para() local
163 writel(((tdinit0 << 0) | (tdinit1 << 20)), &mctl_ctl->ptr3); in auto_set_timing_para()
H A Ddram_sun50i_h6.c226 u32 tdinit0 = (200 * CONFIG_DRAM_CLK) + 1; /* 200us */ in mctl_set_timing_lpddr3() local
284 writel(tdinit0 | (tdinit1 << 20), &mctl_phy->ptr[3]); in mctl_set_timing_lpddr3()