Home
last modified time | relevance | path

Searched refs:tcr_el1 (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/tools/testing/selftests/kvm/lib/aarch64/
H A Dprocessor.c245 uint64_t sctlr_el1, tcr_el1, ttbr0_el1; in aarch64_vcpu_setup() local
279 tcr_el1 |= 1ul << 14; /* TG0 = 64KB */ in aarch64_vcpu_setup()
285 tcr_el1 |= 2ul << 14; /* TG0 = 16KB */ in aarch64_vcpu_setup()
290 tcr_el1 |= 0ul << 14; /* TG0 = 4KB */ in aarch64_vcpu_setup()
301 tcr_el1 |= 6ul << 32; /* IPS = 52 bits */ in aarch64_vcpu_setup()
307 tcr_el1 |= 5ul << 32; /* IPS = 48 bits */ in aarch64_vcpu_setup()
312 tcr_el1 |= 2ul << 32; /* IPS = 40 bits */ in aarch64_vcpu_setup()
318 tcr_el1 |= 1ul << 32; /* IPS = 36 bits */ in aarch64_vcpu_setup()
326 tcr_el1 |= (1 << 8) | (1 << 10) | (3 << 12); in aarch64_vcpu_setup()
327 tcr_el1 |= (64 - vm->va_bits) /* T0SZ */; in aarch64_vcpu_setup()
[all …]
/openbmc/linux/arch/arm64/include/asm/
H A Dmmu_context.h75 unsigned long tcr = read_sysreg(tcr_el1); in __cpu_set_tcr_t0sz()
82 write_sysreg(tcr, tcr_el1); in __cpu_set_tcr_t0sz()
/openbmc/linux/arch/arm64/kernel/
H A Dcrash_core.c17 return (read_sysreg(tcr_el1) & TCR_T1SZ_MASK) >> TCR_T1SZ_OFFSET; in get_tcr_el1_t1sz()
H A Dhyp-stub.S123 msr tcr_el1, x0
H A Dcpufeature.c1853 u64 tcr = read_sysreg(tcr_el1) | TCR_HD; in __cpu_enable_hw_dbm()
1855 write_sysreg(tcr, tcr_el1); in __cpu_enable_hw_dbm()
2102 sysreg_clear_set(tcr_el1, 0, TCR_E0PD1); in cpu_enable_e0pd()
/openbmc/linux/arch/arm64/mm/
H A Dproc.S87 mrs x7, tcr_el1
133 mrs x7, tcr_el1
136 msr tcr_el1, x8
456 msr tcr_el1, tcr
/openbmc/qemu/tests/tcg/aarch64/system/
H A Dboot.S156 msr tcr_el1, x0
/openbmc/linux/tools/testing/selftests/kvm/aarch64/
H A Dpage_fault_test.c203 tcr = read_sysreg(tcr_el1) | TCR_EL1_HA; in guest_set_ha()
204 write_sysreg(tcr, tcr_el1); in guest_set_ha()
/openbmc/linux/arch/arm64/kvm/
H A Darm.c1741 tcr = read_sysreg(tcr_el1); in cpu_prepare_hyp_mode()