Home
last modified time | relevance | path

Searched refs:tcg_regset_set_reg (Results 1 – 12 of 12) sorted by relevance

/openbmc/qemu/tcg/sparc64/
H A Dtcg-target.c.inc968 tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG);
974 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TB);
1644 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_G1);
1645 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_G2);
1646 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_G3);
1647 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_G4);
1648 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_G5);
1649 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_G6);
1650 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_G7);
1651 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_O0);
[all …]
/openbmc/qemu/tcg/mips/
H A Dtcg-target.c.inc2428 tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG);
2592 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_V0);
2593 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_V1);
2594 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_A0);
2595 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_A1);
2596 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_A2);
2597 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_A3);
2598 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T0);
2599 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T1);
2600 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_T2);
[all …]
/openbmc/qemu/tcg/s390x/
H A Dtcg-target.c.inc3493 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R0);
3494 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R1);
3495 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R2);
3496 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R3);
3497 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R4);
3498 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R5);
3501 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R6);
3505 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_V0);
3531 tcg_regset_set_reg(s->reserved_regs, TCG_TMP0);
3533 tcg_regset_set_reg(s->reserved_regs, TCG_REG_R0);
[all …]
/openbmc/qemu/tcg/ppc/
H A Dtcg-target.c.inc2853 tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG);
4295 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R0);
4296 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R2);
4297 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R3);
4298 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R4);
4299 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R5);
4300 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R6);
4338 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP1);
4339 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP2);
4340 tcg_regset_set_reg(s->reserved_regs, TCG_VEC_TMP1);
[all …]
/openbmc/qemu/tcg/arm/
H A Dtcg-target.c.inc2294 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R0);
2295 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R1);
2296 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R2);
2297 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R3);
2298 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R12);
2299 tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_R14);
2320 tcg_regset_set_reg(s->reserved_regs, TCG_REG_CALL_STACK);
2321 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP);
2322 tcg_regset_set_reg(s->reserved_regs, TCG_REG_PC);
2323 tcg_regset_set_reg(s->reserved_regs, TCG_VEC_TMP);
[all …]
/openbmc/qemu/tcg/i386/
H A Dtcg-target.c.inc4317 tcg_regset_set_reg(s->reserved_regs, TCG_TMP_VEC);
4320 tcg_regset_set_reg(s->reserved_regs, TCG_REG_XMM6);
4321 tcg_regset_set_reg(s->reserved_regs, TCG_REG_XMM7);
4322 tcg_regset_set_reg(s->reserved_regs, TCG_REG_XMM8);
4323 tcg_regset_set_reg(s->reserved_regs, TCG_REG_XMM9);
4324 tcg_regset_set_reg(s->reserved_regs, TCG_REG_XMM10);
4325 tcg_regset_set_reg(s->reserved_regs, TCG_REG_XMM11);
4326 tcg_regset_set_reg(s->reserved_regs, TCG_REG_XMM12);
4327 tcg_regset_set_reg(s->reserved_regs, TCG_REG_XMM13);
4328 tcg_regset_set_reg(s->reserved_regs, TCG_REG_XMM14);
[all …]
/openbmc/qemu/tcg/riscv/
H A Dtcg-target.c.inc2072 tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG);
2119 tcg_regset_set_reg(s->reserved_regs, TCG_REG_ZERO);
2120 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP0);
2121 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP1);
2122 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP2);
2123 tcg_regset_set_reg(s->reserved_regs, TCG_REG_SP);
2124 tcg_regset_set_reg(s->reserved_regs, TCG_REG_GP);
2125 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TP);
/openbmc/qemu/tcg/
H A Dtcg.c1556 tcg_regset_set_reg(s->reserved_regs, reg); in tcg_global_reg_new_internal()
4734 tcg_regset_set_reg(allocated_regs, its->reg); in tcg_reg_alloc_dup()
4987 tcg_regset_set_reg(i_allocated_regs, reg); in tcg_reg_alloc_op()
5004 tcg_regset_set_reg(t_allocated_regs, reg); in tcg_reg_alloc_op()
5049 tcg_regset_set_reg(i_allocated_regs, reg); in tcg_reg_alloc_op()
5133 tcg_regset_set_reg(o_allocated_regs, reg); in tcg_reg_alloc_op()
5228 tcg_regset_set_reg(allocated_regs, itsl->reg); in tcg_reg_alloc_dup2()
5231 tcg_regset_set_reg(allocated_regs, itsh->reg); in tcg_reg_alloc_dup2()
5310 tcg_regset_set_reg(arg_set, reg); in load_arg_reg()
5334 tcg_regset_set_reg(*allocated_regs, reg); in load_arg_normal()
[all …]
/openbmc/qemu/tcg/loongarch64/
H A Dtcg-target.c.inc2433 tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG);
2502 tcg_regset_set_reg(s->reserved_regs, TCG_REG_ZERO);
2503 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP0);
2504 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP1);
2505 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP2);
2506 tcg_regset_set_reg(s->reserved_regs, TCG_REG_SP);
2507 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TP);
2508 tcg_regset_set_reg(s->reserved_regs, TCG_REG_RESERVED);
2509 tcg_regset_set_reg(s->reserved_regs, TCG_VEC_TMP0);
/openbmc/qemu/tcg/aarch64/
H A Dtcg-target.c.inc3183 tcg_regset_set_reg(s->reserved_regs, TCG_REG_SP);
3184 tcg_regset_set_reg(s->reserved_regs, TCG_REG_FP);
3185 tcg_regset_set_reg(s->reserved_regs, TCG_REG_X18); /* platform register */
3186 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP0);
3187 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP1);
3188 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP2);
3189 tcg_regset_set_reg(s->reserved_regs, TCG_VEC_TMP0);
3243 tcg_regset_set_reg(s->reserved_regs, TCG_REG_GUEST_BASE);
/openbmc/qemu/include/tcg/
H A Dtcg.h179 #define tcg_regset_set_reg(d, r) ((d) |= (TCGRegSet)1 << (r)) macro
/openbmc/qemu/tcg/tci/
H A Dtcg-target.c.inc946 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP);
947 tcg_regset_set_reg(s->reserved_regs, TCG_REG_CALL_STACK);