Home
last modified time | relevance | path

Searched refs:spll (Results 1 – 25 of 39) sorted by relevance

12

/openbmc/linux/drivers/gpu/drm/radeon/
H A Dradeon_clocks.c42 struct radeon_pll *spll = &rdev->clock.spll; in radeon_legacy_get_engine_clock() local
111 struct radeon_pll *spll = &rdev->clock.spll; in radeon_read_clocks_OF() local
186 struct radeon_pll *spll = &rdev->clock.spll; in radeon_get_clock_info() local
215 spll->reference_div = in radeon_get_clock_info()
267 spll->reference_div = in radeon_get_clock_info()
323 spll->min_post_div = 1; in radeon_get_clock_info()
324 spll->max_post_div = 1; in radeon_get_clock_info()
325 spll->min_ref_div = 2; in radeon_get_clock_info()
326 spll->max_ref_div = 0xff; in radeon_get_clock_info()
329 spll->best_vco = 0; in radeon_get_clock_info()
[all …]
H A Dradeon_combios.c735 struct radeon_pll *spll = &rdev->clock.spll; in radeon_combios_get_clock_info() local
762 spll->reference_freq = RBIOS16(pll_info + 0x1a); in radeon_combios_get_clock_info()
763 spll->reference_div = RBIOS16(pll_info + 0x1c); in radeon_combios_get_clock_info()
764 spll->pll_out_min = RBIOS32(pll_info + 0x1e); in radeon_combios_get_clock_info()
765 spll->pll_out_max = RBIOS32(pll_info + 0x22); in radeon_combios_get_clock_info()
768 spll->pll_in_min = RBIOS32(pll_info + 0x48); in radeon_combios_get_clock_info()
769 spll->pll_in_max = RBIOS32(pll_info + 0x4c); in radeon_combios_get_clock_info()
772 spll->pll_in_min = 40; in radeon_combios_get_clock_info()
773 spll->pll_in_max = 500; in radeon_combios_get_clock_info()
H A Dradeon_atombios.c1134 struct radeon_pll *spll = &rdev->clock.spll; in radeon_atom_get_clock_info() local
1187 spll->reference_freq = in radeon_atom_get_clock_info()
1190 spll->reference_freq = in radeon_atom_get_clock_info()
1192 spll->reference_div = 0; in radeon_atom_get_clock_info()
1194 spll->pll_out_min = in radeon_atom_get_clock_info()
1196 spll->pll_out_max = in radeon_atom_get_clock_info()
1200 if (spll->pll_out_min == 0) { in radeon_atom_get_clock_info()
1202 spll->pll_out_min = 64800; in radeon_atom_get_clock_info()
1204 spll->pll_out_min = 20000; in radeon_atom_get_clock_info()
1207 spll->pll_in_min = in radeon_atom_get_clock_info()
[all …]
H A Drv740_dpm.c130 u32 reference_clock = rdev->clock.spll.reference_freq; in rv740_populate_sclk_value()
H A Drv6xx_dpm.c163 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_output_stepping()
428 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_compute_count_for_delay()
551 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_program_engine_spread_spectrum()
840 u32 ref_clk = rdev->clock.spll.reference_freq; in rv6xx_program_bsp()
H A Drs780_dpm.c991 u32 sclk = (rdev->clock.spll.reference_freq * current_fb_div) / in rs780_dpm_debugfs_print_current_performance_level()
1013 u32 sclk = (rdev->clock.spll.reference_freq * current_fb_div) / in rs780_dpm_get_current_sclk()
H A Drv730_dpm.c49 u32 reference_clock = rdev->clock.spll.reference_freq; in rv730_populate_sclk_value()
H A Dradeon_kms.c354 *value = rdev->clock.spll.reference_freq * 10; in radeon_info_ioctl()
H A Dradeon_uvd.c959 unsigned vco_freq, ref_freq = rdev->clock.spll.reference_freq; in radeon_uvd_calc_upll_dividers()
/openbmc/u-boot/arch/arm/mach-omap2/am33xx/
H A Dclock_ti814x.c164 const struct sata_pll *spll = (struct sata_pll *)SATA_PLL_BASE; variable
338 writel(SATA_PLLCFG1, &spll->pllcfg1); in sata_pll_config()
341 writel(SATA_PLLCFG3, &spll->pllcfg3); in sata_pll_config()
344 writel(SATA_PLLCFG0_1, &spll->pllcfg0); in sata_pll_config()
347 writel(SATA_PLLCFG0_2, &spll->pllcfg0); in sata_pll_config()
350 writel(SATA_PLLCFG0_3, &spll->pllcfg0); in sata_pll_config()
353 writel(SATA_PLLCFG0_4, &spll->pllcfg0); in sata_pll_config()
356 while (((readl(&spll->pllstatus) & PLL_LOCK) == 0)) in sata_pll_config()
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_atomfirmware.c674 struct amdgpu_pll *spll = &adev->clock.spll; in amdgpu_atomfirmware_get_clock_info() local
709 spll->reference_freq = le32_to_cpu(smu_info->v31.core_refclk_10khz); in amdgpu_atomfirmware_get_clock_info()
711 spll->reference_freq = le32_to_cpu(smu_info->v40.core_refclk_10khz); in amdgpu_atomfirmware_get_clock_info()
713 spll->reference_div = 0; in amdgpu_atomfirmware_get_clock_info()
714 spll->min_post_div = 1; in amdgpu_atomfirmware_get_clock_info()
715 spll->max_post_div = 1; in amdgpu_atomfirmware_get_clock_info()
716 spll->min_ref_div = 2; in amdgpu_atomfirmware_get_clock_info()
717 spll->max_ref_div = 0xff; in amdgpu_atomfirmware_get_clock_info()
718 spll->min_feedback_div = 4; in amdgpu_atomfirmware_get_clock_info()
719 spll->max_feedback_div = 0xff; in amdgpu_atomfirmware_get_clock_info()
[all …]
H A Damdgpu_atombios.c570 struct amdgpu_pll *spll = &adev->clock.spll; in amdgpu_atombios_get_clock_info() local
616 spll->reference_freq = in amdgpu_atombios_get_clock_info()
618 spll->reference_div = 0; in amdgpu_atombios_get_clock_info()
620 spll->pll_out_min = in amdgpu_atombios_get_clock_info()
622 spll->pll_out_max = in amdgpu_atombios_get_clock_info()
629 spll->pll_in_min = in amdgpu_atombios_get_clock_info()
631 spll->pll_in_max = in amdgpu_atombios_get_clock_info()
634 spll->min_post_div = 1; in amdgpu_atombios_get_clock_info()
635 spll->max_post_div = 1; in amdgpu_atombios_get_clock_info()
636 spll->min_ref_div = 2; in amdgpu_atombios_get_clock_info()
[all …]
H A Dsoc21.c227 return adev->clock.spll.reference_freq; in soc21_get_xclk()
H A Dsi.c1469 u32 reference_clock = adev->clock.spll.reference_freq; in si_get_xclk()
1723 unsigned vco_freq, ref_freq = adev->clock.spll.reference_freq; in si_calc_upll_dividers()
H A Dnv.c314 return adev->clock.spll.reference_freq; in nv_get_xclk()
H A Dsoc15.c325 u32 reference_clock = adev->clock.spll.reference_freq; in soc15_get_xclk()
H A Dcik.c919 u32 reference_clock = adev->clock.spll.reference_freq; in cik_get_xclk()
/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
H A Dnv40.c36 u32 spll; member
175 clk->spll = 0xc0000000 | (log2P << 16) | (N1 << 8) | M1; in nv40_clk_calc()
178 clk->spll = 0x00000000; in nv40_clk_calc()
193 nvkm_mask(device, 0x004008, 0xc007ffff, clk->spll); in nv40_clk_prog()
H A Dnv50.c475 clk_mask(hwsq, spll[0], 0xc03f0100, (P1 << 19) | (P1 << 16)); in nv50_clk_calc()
482 clk_mask(hwsq, spll[0], 0xc03f0100, in nv50_clk_calc()
484 clk_mask(hwsq, spll[1], 0x0000ffff, (N << 8) | M); in nv50_clk_calc()
/openbmc/linux/drivers/clk/microchip/
H A Dclk-core.c735 struct pic32_sys_pll *spll; in pic32_spll_clk_register() local
738 spll = devm_kzalloc(core->dev, sizeof(*spll), GFP_KERNEL); in pic32_spll_clk_register()
739 if (!spll) in pic32_spll_clk_register()
742 spll->core = core; in pic32_spll_clk_register()
743 spll->hw.init = &data->init_data; in pic32_spll_clk_register()
744 spll->ctrl_reg = data->ctrl_reg + core->iobase; in pic32_spll_clk_register()
745 spll->status_reg = data->status_reg + core->iobase; in pic32_spll_clk_register()
746 spll->lock_mask = data->lock_mask; in pic32_spll_clk_register()
749 spll->idiv = (readl(spll->ctrl_reg) >> PLL_IDIV_SHIFT) & PLL_IDIV_MASK; in pic32_spll_clk_register()
750 spll->idiv += 1; in pic32_spll_clk_register()
[all …]
/openbmc/linux/drivers/clk/imx/
H A Dclk-imx31.c39 dummy, ckih, ckil, mpll, spll, upll, mcu_main, hsp, ahb, nfc, ipg, enumerator
59 clk[spll] = imx_clk_pllv1(IMX_PLLV1_IMX31, "spll", "ckih", base + MXC_CCM_SRPCTL); in _mx31_clocks_init()
/openbmc/linux/Documentation/devicetree/bindings/clock/
H A Dimx31-clock.yaml23 spll 4
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_dpll_mgr.h187 u32 spll; member
H A Dintel_dpll_mgr.c637 intel_de_write(dev_priv, SPLL_CTL, pll->state.hw_state.spll); in hsw_ddi_spll_enable()
708 hw_state->spll = val; in hsw_ddi_spll_get_hw_state()
1079 crtc_state->dpll_hw_state.spll = in hsw_ddi_spll_compute_dpll()
1102 switch (pll_state->spll & SPLL_FREQ_MASK) { in hsw_ddi_spll_get_freq()
1177 hw_state->wrpll, hw_state->spll); in hsw_dump_hw_state()
/openbmc/linux/drivers/clk/samsung/
H A Dclk-exynos5420.c153 apll, cpll, dpll, epll, rpll, ipll, spll, vpll, mpll, enumerator
1477 [spll] = PLL(pll_2550, CLK_FOUT_SPLL, "fout_spll", "fin_pll", SPLL_LOCK,

12