Home
last modified time | relevance | path

Searched refs:sink_rates (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/nouveau/
H A Dnouveau_dp.c170 u8 sink_rates[16]; in nouveau_dp_detect() local
172 ret = drm_dp_dpcd_read(aux, DP_SUPPORTED_LINK_RATES, sink_rates, sizeof(sink_rates)); in nouveau_dp_detect()
173 if (ret == sizeof(sink_rates)) { in nouveau_dp_detect()
174 for (i = 0; i < ARRAY_SIZE(sink_rates); i += 2) { in nouveau_dp_detect()
175 int val = ((sink_rates[i + 1] << 8) | sink_rates[i]) * 200 / 10; in nouveau_dp_detect()
/openbmc/linux/drivers/gpu/drm/nouveau/nvkm/engine/disp/
H A Ddp.c600 u8 sink_rates[DPCD_RC10_SUPPORTED_LINK_RATES__SIZE]; in nvkm_dp_enable_supported_link_rates() local
606 sink_rates, sizeof(sink_rates))) in nvkm_dp_enable_supported_link_rates()
609 for (i = 0; i < ARRAY_SIZE(sink_rates); i += 2) { in nvkm_dp_enable_supported_link_rates()
610 const u32 rate = ((sink_rates[i + 1] << 8) | sink_rates[i]) * 200 / 10; in nvkm_dp_enable_supported_link_rates()
/openbmc/linux/drivers/gpu/drm/bridge/
H A Dti-sn65dsi86.c897 __le16 sink_rates[DP_MAX_SUPPORTED_RATES]; in ti_sn_bridge_read_valid_rates() local
900 sink_rates, sizeof(sink_rates)); in ti_sn_bridge_read_valid_rates()
902 if (ret != sizeof(sink_rates)) { in ti_sn_bridge_read_valid_rates()
907 memset(sink_rates, 0, sizeof(sink_rates)); in ti_sn_bridge_read_valid_rates()
910 for (i = 0; i < ARRAY_SIZE(sink_rates); i++) { in ti_sn_bridge_read_valid_rates()
911 rate_per_200khz = le16_to_cpu(sink_rates[i]); in ti_sn_bridge_read_valid_rates()
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_dp.c132 intel_dp->sink_rates[0] = 162000; in intel_dp_set_default_sink_rates()
149 memcpy(intel_dp->sink_rates, quirk_rates, sizeof(quirk_rates)); in intel_dp_set_dpcd_sink_rates()
166 intel_dp->sink_rates[i] = dp_rates[i]; in intel_dp_set_dpcd_sink_rates()
176 BUILD_BUG_ON(ARRAY_SIZE(intel_dp->sink_rates) < ARRAY_SIZE(dp_rates) + 3); in intel_dp_set_dpcd_sink_rates()
197 intel_dp->sink_rates[i++] = 1000000; in intel_dp_set_dpcd_sink_rates()
199 intel_dp->sink_rates[i++] = 1350000; in intel_dp_set_dpcd_sink_rates()
201 intel_dp->sink_rates[i++] = 2000000; in intel_dp_set_dpcd_sink_rates()
540 const int *sink_rates, int sink_len, in intersect_rates() argument
546 if (source_rates[i] == sink_rates[j]) { in intersect_rates()
553 } else if (source_rates[i] < sink_rates[j]) { in intersect_rates()
[all …]
H A Dintel_dp_link_training.c748 __le16 sink_rates[DP_MAX_SUPPORTED_RATES]; in intel_dp_prepare_link_train() local
753 sink_rates, sizeof(sink_rates)); in intel_dp_prepare_link_train()
H A Dintel_display_types.h1727 int sink_rates[DP_MAX_SUPPORTED_RATES]; member