Home
last modified time | relevance | path

Searched refs:shakti_c_memmap (Results 1 – 1 of 1) sorted by relevance

/openbmc/qemu/hw/riscv/
H A Dshakti_c.c34 } shakti_c_memmap[] = { variable
48 hwaddr firmware_load_addr = shakti_c_memmap[SHAKTI_C_RAM].base; in shakti_c_machine_state_init()
57 shakti_c_memmap[SHAKTI_C_RAM].base, in shakti_c_machine_state_init()
66 shakti_c_memmap[SHAKTI_C_ROM].base, in shakti_c_machine_state_init()
67 shakti_c_memmap[SHAKTI_C_ROM].size, 0, 0); in shakti_c_machine_state_init()
111 sss->plic = sifive_plic_create(shakti_c_memmap[SHAKTI_C_PLIC].base, in type_init()
121 shakti_c_memmap[SHAKTI_C_PLIC].size); in type_init()
123 riscv_aclint_swi_create(shakti_c_memmap[SHAKTI_C_CLINT].base, in type_init()
125 riscv_aclint_mtimer_create(shakti_c_memmap[SHAKTI_C_CLINT].base + in type_init()
136 shakti_c_memmap[SHAKTI_C_UART].base); in type_init()
[all …]