Home
last modified time | relevance | path

Searched refs:set_min_deep_sleep_dcfclk (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/
H A Drv1_clk_mgr.c266 pp_smu->set_min_deep_sleep_dcfclk) { in rv1_update_clocks()
269 …pp_smu->set_min_deep_sleep_dcfclk(&pp_smu->pp_smu, khz_to_mhz_ceil(new_clocks->dcfclk_deep_sleep_k… in rv1_update_clocks()
286 pp_smu->set_min_deep_sleep_dcfclk) { in rv1_update_clocks()
289 …pp_smu->set_min_deep_sleep_dcfclk(&pp_smu->pp_smu, khz_to_mhz_ceil(new_clocks->dcfclk_deep_sleep_k… in rv1_update_clocks()
/openbmc/linux/drivers/gpu/drm/amd/display/dc/
H A Ddm_pp_smu.h124 void (*set_min_deep_sleep_dcfclk)(struct pp_smu *pp, int mhz); member
184 enum pp_smu_status (*set_min_deep_sleep_dcfclk)(struct pp_smu *pp, int Mhz); member
/openbmc/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/
H A Ddcn20_clk_mgr.c271 if (pp_smu && pp_smu->set_min_deep_sleep_dcfclk) in dcn2_update_clocks()
272 …pp_smu->set_min_deep_sleep_dcfclk(&pp_smu->pp_smu, khz_to_mhz_ceil(clk_mgr_base->clks.dcfclk_deep_… in dcn2_update_clocks()
/openbmc/linux/drivers/gpu/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm_pp_smu.c766 funcs->rv_funcs.set_min_deep_sleep_dcfclk = in dm_pp_get_funcs()
779 funcs->nv_funcs.set_min_deep_sleep_dcfclk = in dm_pp_get_funcs()