Home
last modified time | relevance | path

Searched refs:serdes (Results 1 – 25 of 185) sorted by relevance

12345678

/openbmc/linux/arch/arm64/boot/dts/microchip/
H A Dsparx5_pcb135_board.dtsi377 phys = <&serdes 13>;
384 phys = <&serdes 13>;
391 phys = <&serdes 13>;
398 phys = <&serdes 13>;
405 phys = <&serdes 14>;
412 phys = <&serdes 14>;
419 phys = <&serdes 14>;
426 phys = <&serdes 14>;
433 phys = <&serdes 15>;
440 phys = <&serdes 15>;
[all …]
H A Dsparx5_pcb134_board.dtsi719 phys = <&serdes 13>;
729 phys = <&serdes 14>;
738 phys = <&serdes 15>;
747 phys = <&serdes 16>;
756 phys = <&serdes 17>;
765 phys = <&serdes 18>;
774 phys = <&serdes 19>;
783 phys = <&serdes 20>;
792 phys = <&serdes 21>;
801 phys = <&serdes 22>;
[all …]
/openbmc/u-boot/drivers/soc/keystone/
H A Dkeystone_serdes.c143 if (serdes->intf == SERDES_PHY_PCSR) in ks2_serdes_cmu_comlane_enable()
148 if (serdes->intf == SERDES_PHY_PCSR) in ks2_serdes_cmu_comlane_enable()
156 writel(serdes_cfg_pll_enable[serdes->intf], in ks2_serdes_pll_enable()
171 struct ks2_serdes *serdes, u32 lane) in ks2_serdes_lane_enable() argument
176 writel(SERDES_LANE_EN_VAL(serdes_cfg_lane_enable, serdes->intf, in ks2_serdes_lane_enable()
177 serdes->rate_mode), in ks2_serdes_lane_enable()
181 if (serdes->loopback) in ks2_serdes_lane_enable()
192 if (serdes->clk == cfgs[i].clk && serdes->rate == cfgs[i].rate) in ks2_serdes_init()
202 ks2_serdes_cmu_comlane_enable(base, serdes); in ks2_serdes_init()
204 ks2_serdes_lane_enable(base, serdes, i); in ks2_serdes_init()
[all …]
/openbmc/u-boot/Documentation/devicetree/bindings/misc/
H A Dfsl,mpc83xx-serdes.txt4 protocols (SATA, PCI Express, SGMII, ...) are used on the system's serdes lines
8 - compatible: must be "fsl,mpc83xx-serdes"
9 - reg: must point to the serdes controller's register map
10 - proto: selects for which protocol the serdes lines are configured. One of
12 - serdes-clk: determines the frequency the serdes lines are configured for. One
18 SERDES: serdes@e3000 {
20 compatible = "fsl,mpc83xx-serdes";
22 serdes-clk = <100>;
/openbmc/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dls1088a_serdes.c51 int serdes_get_number(int serdes, int cfg) in serdes_get_number() argument
57 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in serdes_get_number()
60 ptr = serdes_cfg_tbl[serdes]; in serdes_get_number()
68 index = (serdes == FSL_SRDS_1) ? j : i; in serdes_get_number()
84 enum srds_prtcl serdes_get_prtcl(int serdes, int cfg, int lane) in serdes_get_prtcl() argument
88 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in serdes_get_prtcl()
91 ptr = serdes_cfg_tbl[serdes]; in serdes_get_prtcl()
101 int is_serdes_prtcl_valid(int serdes, u32 prtcl) in is_serdes_prtcl_valid() argument
106 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in is_serdes_prtcl_valid()
109 ptr = serdes_cfg_tbl[serdes]; in is_serdes_prtcl_valid()
H A Dls1012a_serdes.c32 enum srds_prtcl serdes_get_prtcl(int serdes, int cfg, int lane) in serdes_get_prtcl() argument
36 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in serdes_get_prtcl()
39 ptr = serdes_cfg_tbl[serdes]; in serdes_get_prtcl()
49 int is_serdes_prtcl_valid(int serdes, u32 prtcl) in is_serdes_prtcl_valid() argument
54 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in is_serdes_prtcl_valid()
57 ptr = serdes_cfg_tbl[serdes]; in is_serdes_prtcl_valid()
H A Dls1043a_serdes.c44 enum srds_prtcl serdes_get_prtcl(int serdes, int cfg, int lane) in serdes_get_prtcl() argument
48 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in serdes_get_prtcl()
51 ptr = serdes_cfg_tbl[serdes]; in serdes_get_prtcl()
61 int is_serdes_prtcl_valid(int serdes, u32 prtcl) in is_serdes_prtcl_valid() argument
66 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in is_serdes_prtcl_valid()
69 ptr = serdes_cfg_tbl[serdes]; in is_serdes_prtcl_valid()
H A Dls1046a_serdes.c57 enum srds_prtcl serdes_get_prtcl(int serdes, int cfg, int lane) in serdes_get_prtcl() argument
61 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in serdes_get_prtcl()
64 ptr = serdes_cfg_tbl[serdes]; in serdes_get_prtcl()
74 int is_serdes_prtcl_valid(int serdes, u32 prtcl) in is_serdes_prtcl_valid() argument
79 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in is_serdes_prtcl_valid()
82 ptr = serdes_cfg_tbl[serdes]; in is_serdes_prtcl_valid()
H A Dlx2160a_serdes.c91 enum srds_prtcl serdes_get_prtcl(int serdes, int cfg, int lane) in serdes_get_prtcl() argument
95 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in serdes_get_prtcl()
98 ptr = serdes_cfg_tbl[serdes]; in serdes_get_prtcl()
108 int is_serdes_prtcl_valid(int serdes, u32 prtcl) in is_serdes_prtcl_valid() argument
113 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in is_serdes_prtcl_valid()
116 ptr = serdes_cfg_tbl[serdes]; in is_serdes_prtcl_valid()
H A Dls2080a_serdes.c82 enum srds_prtcl serdes_get_prtcl(int serdes, int cfg, int lane) in serdes_get_prtcl() argument
86 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in serdes_get_prtcl()
89 ptr = serdes_cfg_tbl[serdes]; in serdes_get_prtcl()
99 int is_serdes_prtcl_valid(int serdes, u32 prtcl) in is_serdes_prtcl_valid() argument
104 if (serdes >= ARRAY_SIZE(serdes_cfg_tbl)) in is_serdes_prtcl_valid()
107 ptr = serdes_cfg_tbl[serdes]; in is_serdes_prtcl_valid()
/openbmc/linux/arch/arm64/boot/dts/amd/
H A Damd-seattle-xgbe-b.dtsi48 amd,serdes-blwc = <1>, <1>, <0>;
49 amd,serdes-cdr-rate = <2>, <2>, <7>;
50 amd,serdes-pq-skew = <10>, <10>, <18>;
51 amd,serdes-tx-amp = <0>, <0>, <0>;
52 amd,serdes-dfe-tap-config = <3>, <3>, <3>;
53 amd,serdes-dfe-tap-enable = <0>, <0>, <7>;
74 amd,serdes-blwc = <1>, <1>, <0>;
75 amd,serdes-cdr-rate = <2>, <2>, <7>;
76 amd,serdes-pq-skew = <10>, <10>, <18>;
77 amd,serdes-tx-amp = <0>, <0>, <0>;
[all …]
/openbmc/linux/Documentation/devicetree/bindings/phy/
H A Dti,phy-am654-serdes.yaml4 $id: http://devicetree.org/schemas/phy/ti,phy-am654-serdes.yaml#
19 - ti,phy-am654-serdes
26 - const: serdes
41 include/dt-bindings/phy/phy.h) and the 2nd cell should be the serdes lane function.
43 ti,serdes-clk:
74 - ti,serdes-clk
82 #include <dt-bindings/phy/phy-am654-serdes.h>
84 serdes0: serdes@900000 {
85 compatible = "ti,phy-am654-serdes";
87 reg-names = "serdes";
[all …]
H A Dmicrochip,lan966x-serdes.yaml4 $id: http://devicetree.org/schemas/phy/microchip,lan966x-serdes.yaml#
27 pattern: "^serdes@[0-9a-f]+$"
30 const: microchip,lan966x-serdes
42 dt-bindings/phy/phy-lan966x-serdes.
53 serdes: serdes@e2004010 {
54 compatible = "microchip,lan966x-serdes";
H A Dmicrochip,sparx5-serdes.yaml4 $id: http://devicetree.org/schemas/phy/microchip,sparx5-serdes.yaml#
67 pattern: "^serdes@[0-9a-f]+$"
70 const: microchip,sparx5-serdes
78 - The main serdes input port
93 serdes: serdes@10808000 {
94 compatible = "microchip,sparx5-serdes";
H A Dmscc,vsc7514-serdes.yaml4 $id: http://devicetree.org/schemas/phy/mscc,vsc7514-serdes.yaml#
35 - mscc,vsc7514-serdes
42 dt-bindings/phy/phy-ocelot-serdes.h
53 serdes: serdes {
54 compatible = "mscc,vsc7514-serdes";
H A Drenesas,r8a779f0-ether-serdes.yaml4 $id: http://devicetree.org/schemas/phy/renesas,r8a779f0-ether-serdes.yaml#
14 const: renesas,r8a779f0-ether-serdes
48 compatible = "renesas,r8a779f0-ether-serdes";
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Damd-xgbe.txt46 - amd,serdes-cdr-rate: CDR rate speed selection
47 - amd,serdes-pq-skew: PQ (data sampling) skew
48 - amd,serdes-tx-amp: TX amplitude boost
49 - amd,serdes-dfe-tap-config: DFE taps available to run
50 - amd,serdes-dfe-tap-enable: DFE taps to enable
70 amd,serdes-blwc = <1>, <1>, <0>;
71 amd,serdes-cdr-rate = <2>, <2>, <7>;
72 amd,serdes-pq-skew = <10>, <10>, <30>;
73 amd,serdes-tx-amp = <15>, <15>, <10>;
74 amd,serdes-dfe-tap-config = <3>, <3>, <1>;
[all …]
H A Dhisilicon-hns-dsaf.txt18 serdes-syscon in port node does not exist). It is recommended using
19 serdes-syscon rather than this address.
40 - serdes-syscon: is syscon handle for SerDes register.
81 serdes-syscon = <&serdes>;
87 serdes-syscon = <&serdes>;
/openbmc/linux/arch/arm/boot/dts/microchip/
H A Dlan966x-pcb8290.dts11 #include "dt-bindings/phy/phy-lan966x-serdes.h"
120 phys = <&serdes 0 SERDES6G(1)>;
128 phys = <&serdes 1 SERDES6G(1)>;
136 phys = <&serdes 2 SERDES6G(1)>;
144 phys = <&serdes 3 SERDES6G(1)>;
152 phys = <&serdes 4 SERDES6G(2)>;
160 phys = <&serdes 5 SERDES6G(2)>;
168 phys = <&serdes 6 SERDES6G(2)>;
176 phys = <&serdes 7 SERDES6G(2)>;
180 &serdes {
H A Dlan966x-kontron-kswitch-d10-mmt.dtsi8 #include "dt-bindings/phy/phy-lan966x-serdes.h"
155 phys = <&serdes 0 CU(0)>;
162 phys = <&serdes 1 CU(1)>;
169 phys = <&serdes 4 SERDES6G(2)>;
176 phys = <&serdes 5 SERDES6G(2)>;
183 phys = <&serdes 6 SERDES6G(2)>;
190 phys = <&serdes 7 SERDES6G(2)>;
196 &serdes {
H A Dlan966x-pcb8309.dts7 #include "dt-bindings/phy/phy-lan966x-serdes.h"
181 phys = <&serdes 0 CU(0)>;
188 phys = <&serdes 1 CU(1)>;
196 phys = <&serdes 2 SERDES6G(0)>;
204 phys = <&serdes 3 SERDES6G(1)>;
208 &serdes {
/openbmc/linux/drivers/phy/qualcomm/
H A Dphy-qcom-qmp-pcie-msm8996.c215 void __iomem *serdes; member
340 void __iomem *serdes = qphy->serdes; in qmp_pcie_msm8996_serdes_init() local
350 qphy_setbits(serdes, cfg->regs[QPHY_COM_START_CONTROL], in qmp_pcie_msm8996_serdes_init()
369 void __iomem *serdes = qphy->serdes; in qmp_pcie_msm8996_com_init() local
422 void __iomem *serdes = qphy->serdes; in qmp_pcie_msm8996_com_exit() local
432 qphy_clrbits(serdes, cfg->regs[QPHY_COM_SW_RESET], in qmp_pcie_msm8996_com_exit()
722 qphy->serdes = serdes; in qmp_pcie_msm8996_create()
786 void __iomem *serdes; in qmp_pcie_msm8996_probe() local
802 serdes = devm_platform_ioremap_resource(pdev, 0); in qmp_pcie_msm8996_probe()
803 if (IS_ERR(serdes)) in qmp_pcie_msm8996_probe()
[all …]
H A Dphy-qcom-qmp-ufs.c702 u16 serdes; member
754 void __iomem *serdes; member
815 .serdes = 0,
824 .serdes = 0,
863 .serdes = sm8350_ufsphy_serdes,
897 .serdes = sm8350_ufsphy_serdes,
1195 void __iomem *serdes = qmp->serdes; in qmp_ufs_serdes_init() local
1197 qmp_ufs_configure(serdes, tbls->serdes, tbls->serdes_num); in qmp_ufs_serdes_init()
1512 if (IS_ERR(qmp->serdes)) in qmp_ufs_parse_dt_legacy()
1513 return PTR_ERR(qmp->serdes); in qmp_ufs_parse_dt_legacy()
[all …]
/openbmc/linux/arch/mips/boot/dts/mscc/
H A Docelot_pcb120.dts8 #include <dt-bindings/phy/phy-ocelot-serdes.h>
99 phys = <&serdes 4 SERDES1G(2)>;
106 phys = <&serdes 5 SERDES1G(5)>;
113 phys = <&serdes 6 SERDES1G(3)>;
120 phys = <&serdes 9 SERDES1G(4)>;
/openbmc/linux/drivers/phy/mscc/
H A Dphy-ocelot-serdes.c60 static int serdes_init_s6g(struct regmap *regmap, u8 serdes, int mode) in serdes_init_s6g() argument
89 ret = serdes_update_mcb_s6g(regmap, serdes); in serdes_init_s6g()
146 ret = serdes_commit_mcb_s6g(regmap, serdes); in serdes_init_s6g()
222 ret = serdes_commit_mcb_s6g(regmap, serdes); in serdes_init_s6g()
230 ret = serdes_commit_mcb_s6g(regmap, serdes); in serdes_init_s6g()
244 ret = serdes_commit_mcb_s6g(regmap, serdes); in serdes_init_s6g()
292 static int serdes_init_s1g(struct regmap *regmap, u8 serdes) in serdes_init_s1g() argument
296 ret = serdes_update_mcb_s1g(regmap, serdes); in serdes_init_s1g()
318 ret = serdes_commit_mcb_s1g(regmap, serdes); in serdes_init_s1g()
329 ret = serdes_commit_mcb_s1g(regmap, serdes); in serdes_init_s1g()

12345678