Home
last modified time | relevance | path

Searched refs:sclk_dpm_enable_mask (Results 1 – 13 of 13) sorted by relevance

/openbmc/linux/drivers/gpu/drm/radeon/
H A Dci_dpm.h111 u32 sclk_dpm_enable_mask; member
H A Dci_dpm.c3266 pi->dpm_level_enable_mask.sclk_dpm_enable_mask = in ci_populate_all_graphic_levels()
3784 if (pi->dpm_level_enable_mask.sclk_dpm_enable_mask) { in ci_upload_dpm_level_enable_mask()
3787 pi->dpm_level_enable_mask.sclk_dpm_enable_mask); in ci_upload_dpm_level_enable_mask()
4139 pi->dpm_level_enable_mask.sclk_dpm_enable_mask = in ci_generate_dpm_level_enable_mask()
4195 pi->dpm_level_enable_mask.sclk_dpm_enable_mask) { in ci_dpm_force_performance_level()
4197 tmp = pi->dpm_level_enable_mask.sclk_dpm_enable_mask; in ci_dpm_force_performance_level()
4234 pi->dpm_level_enable_mask.sclk_dpm_enable_mask) { in ci_dpm_force_performance_level()
4236 pi->dpm_level_enable_mask.sclk_dpm_enable_mask); in ci_dpm_force_performance_level()
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dsmu7_hwmgr.h167 uint32_t sclk_dpm_enable_mask; member
H A Dvega10_hwmgr.h177 uint32_t sclk_dpm_enable_mask; member
H A Dvega12_hwmgr.h154 uint32_t sclk_dpm_enable_mask; member
H A Dvega20_hwmgr.h208 uint32_t sclk_dpm_enable_mask; member
H A Dsmu7_hwmgr.c3052 if (data->dpm_level_enable_mask.sclk_dpm_enable_mask) { in smu7_force_dpm_highest()
3054 tmp = data->dpm_level_enable_mask.sclk_dpm_enable_mask; in smu7_force_dpm_highest()
3093 if (data->dpm_level_enable_mask.sclk_dpm_enable_mask) in smu7_upload_dpm_level_enable_mask()
3096 data->dpm_level_enable_mask.sclk_dpm_enable_mask, in smu7_upload_dpm_level_enable_mask()
3134 if (data->dpm_level_enable_mask.sclk_dpm_enable_mask) { in smu7_force_dpm_lowest()
3136 data->dpm_level_enable_mask.sclk_dpm_enable_mask); in smu7_force_dpm_lowest()
4351 data->dpm_level_enable_mask.sclk_dpm_enable_mask = in smu7_generate_dpm_level_enable_mask()
4925 data->dpm_level_enable_mask.sclk_dpm_enable_mask & mask, in smu7_force_clock_level()
5618 if (data->dpm_level_enable_mask.sclk_dpm_enable_mask) { in smu7_patch_compute_profile_mode()
5620 tmp = data->dpm_level_enable_mask.sclk_dpm_enable_mask; in smu7_patch_compute_profile_mode()
[all …]
/openbmc/linux/drivers/gpu/drm/amd/pm/powerplay/smumgr/
H A Dvegam_smumgr.c910 hw_data->dpm_level_enable_mask.sclk_dpm_enable_mask = in vegam_populate_all_graphic_levels()
915 (hw_data->dpm_level_enable_mask.sclk_dpm_enable_mask >> i) & 0x1; in vegam_populate_all_graphic_levels()
H A Dpolaris10_smumgr.c1099 hw_data->dpm_level_enable_mask.sclk_dpm_enable_mask = in polaris10_populate_all_graphic_levels()
1104 (hw_data->dpm_level_enable_mask.sclk_dpm_enable_mask & (1 << i)) >> i; in polaris10_populate_all_graphic_levels()
H A Dfiji_smumgr.c1043 data->dpm_level_enable_mask.sclk_dpm_enable_mask = in fiji_populate_all_graphic_levels()
H A Diceland_smumgr.c1002 data->dpm_level_enable_mask.sclk_dpm_enable_mask = in iceland_populate_all_graphic_levels()
H A Dtonga_smumgr.c732 data->dpm_level_enable_mask.sclk_dpm_enable_mask = in tonga_populate_all_graphic_levels()
H A Dci_smumgr.c502 data->dpm_level_enable_mask.sclk_dpm_enable_mask = in ci_populate_all_graphic_levels()