Home
last modified time | relevance | path

Searched refs:satp (Results 1 – 18 of 18) sorted by relevance

/openbmc/qemu/target/riscv/
H A Dmonitor.c157 base = (hwaddr)get_field(env->satp, SATP32_PPN) << PGSHIFT; in mem_info_svxx()
158 vm = get_field(env->satp, SATP32_MODE); in mem_info_svxx()
160 base = (hwaddr)get_field(env->satp, SATP64_PPN) << PGSHIFT; in mem_info_svxx()
161 vm = get_field(env->satp, SATP64_MODE); in mem_info_svxx()
227 if (!(env->satp & SATP32_MODE)) { in hmp_info_mem()
232 if (!(env->satp & SATP64_MODE)) { in hmp_info_mem()
H A Dcpu_helper.c572 env->vsatp = env->satp; in riscv_cpu_swap_hypervisor_regs()
573 env->satp = env->satp_hs; in riscv_cpu_swap_hypervisor_regs()
595 env->satp_hs = env->satp; in riscv_cpu_swap_hypervisor_regs()
596 env->satp = env->vsatp; in riscv_cpu_swap_hypervisor_regs()
855 base = (hwaddr)get_field(env->satp, SATP32_PPN) << PGSHIFT; in get_physical_address()
856 vm = get_field(env->satp, SATP32_MODE); in get_physical_address()
858 base = (hwaddr)get_field(env->satp, SATP64_PPN) << PGSHIFT; in get_physical_address()
859 vm = get_field(env->satp, SATP64_MODE); in get_physical_address()
H A Dcpu.c1210 uint8_t satp = satp_mode_from_str(name); in cpu_riscv_get_satp() local
1213 value = satp_map->map & (1 << satp); in cpu_riscv_get_satp()
1222 uint8_t satp = satp_mode_from_str(name); in cpu_riscv_set_satp() local
1229 satp_map->map = deposit32(satp_map->map, satp, 1, value); in cpu_riscv_set_satp()
1230 satp_map->init |= 1 << satp; in cpu_riscv_set_satp()
H A Dmachine.c387 VMSTATE_UINTTL(env.satp, RISCVCPU),
H A Dcpu.h278 target_ulong satp; /* since: priv-1.10.0 */ member
H A Dcsr.c491 static RISCVException satp(CPURISCVState *env, int csrno) in satp() function
3309 *val = env->satp; in read_satp()
3320 env->satp = legalize_xatp(env, env->satp, val); in write_satp()
5100 [CSR_SATP] = { "satp", satp, read_satp, write_satp },
/openbmc/linux/arch/riscv/kernel/
H A Dsuspend.c28 context->satp = csr_read(CSR_SATP); in suspend_save_csrs()
39 csr_write(CSR_SATP, context->satp); in suspend_restore_csrs()
H A Dhibernate-asm.S63 csrw satp, s1
/openbmc/linux/tools/testing/selftests/kvm/lib/riscv/
H A Dprocessor.c186 unsigned long satp; in riscv_vcpu_mmu_setup() local
201 satp = (vm->pgd >> PGTBL_PAGE_SIZE_SHIFT) & SATP_PPN; in riscv_vcpu_mmu_setup()
202 satp |= SATP_MODE_48; in riscv_vcpu_mmu_setup()
204 vcpu_set_reg(vcpu, RISCV_CSR_REG(satp), satp); in riscv_vcpu_mmu_setup()
/openbmc/linux/arch/riscv/include/asm/
H A Dsuspend.h20 unsigned long satp; member
/openbmc/u-boot/arch/riscv/cpu/
H A Dcpu.c86 csr_write(satp, 0); in arch_cpu_init_dm()
/openbmc/linux/arch/riscv/include/uapi/asm/
H A Dkvm.h81 unsigned long satp; member
/openbmc/qemu/linux-headers/asm-riscv/
H A Dkvm.h80 unsigned long satp; member
/openbmc/qemu/target/arm/tcg/
H A Dmve_helper.c1260 #define DO_SQSHL_OP(N, M, satp) \ argument
1261 WRAP_QRSHL_HELPER(do_sqrshl_bhs, N, M, false, satp)
1262 #define DO_UQSHL_OP(N, M, satp) \ argument
1264 #define DO_SQRSHL_OP(N, M, satp) \ argument
1265 WRAP_QRSHL_HELPER(do_sqrshl_bhs, N, M, true, satp)
1266 #define DO_UQRSHL_OP(N, M, satp) \ argument
1267 WRAP_QRSHL_HELPER(do_uqrshl_bhs, N, M, true, satp)
1268 #define DO_SUQSHL_OP(N, M, satp) \ argument
2193 bool *satp) in DO_VSHRN_ALL()
2196 *satp = true; in DO_VSHRN_ALL()
[all …]
/openbmc/linux/tools/testing/selftests/kvm/riscv/
H A Dget-reg-list.c208 case KVM_REG_RISCV_CSR_REG(satp): in general_csr_id_to_str()
209 return RISCV_CSR_GENERAL(satp); in general_csr_id_to_str()
533 …| KVM_REG_SIZE_ULONG | KVM_REG_RISCV_CSR | KVM_REG_RISCV_CSR_GENERAL | KVM_REG_RISCV_CSR_REG(satp),
/openbmc/qemu/target/riscv/kvm/
H A Dkvm-cpu.c613 KVM_RISCV_GET_CSR(cs, env, satp, env->satp); in kvm_riscv_get_regs_csr()
630 KVM_RISCV_SET_CSR(cs, env, satp, env->satp); in kvm_riscv_put_regs_csr()
1613 env->satp = 0; in kvm_riscv_reset_vcpu()
/openbmc/linux/Documentation/riscv/
H A Dboot.rst34 * ``$satp = 0``: the MMU, if present, must be disabled.
/openbmc/linux/Documentation/virt/kvm/
H A Dapi.rst2792 0x80x0 0000 0300 0008 satp Supervisor address translation and protection