Home
last modified time | relevance | path

Searched refs:rtw89_mac_reg_by_idx (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/net/wireless/realtek/rtw89/
H A Dmac.c2087 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_ADDR_CAM_CTRL, mac_idx); in addr_cam_init()
2114 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PREBKF_CFG_1, mac_idx); in scheduler_init()
2123 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_SCH_EXT_CTRL, mac_idx); in scheduler_init()
2127 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_CCA_CFG_0, mac_idx); in scheduler_init()
2130 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PREBKF_CFG_0, mac_idx); in scheduler_init()
2170 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_MGNT_FLTR, mac_idx); in rtw89_mac_typ_fltr_opt()
2173 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_CTRL_FLTR, mac_idx); in rtw89_mac_typ_fltr_opt()
2176 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_DATA_FLTR, mac_idx); in rtw89_mac_typ_fltr_opt()
2207 rtw89_write32(rtwdev, rtw89_mac_reg_by_idx(rtwdev, R_AX_RX_FLTR_OPT, mac_idx), in rx_fltr_init()
2209 rtw89_write16(rtwdev, rtw89_mac_reg_by_idx(rtwdev, R_AX_PLCP_HDR_FLTR, mac_idx), in rx_fltr_init()
[all …]
H A Drtw8852a.c711 u32 rf_mod = rtw89_mac_reg_by_idx(rtwdev, R_AX_WMAC_RFMOD, mac_idx); in rtw8852a_set_channel_mac()
712 u32 sub_carr = rtw89_mac_reg_by_idx(rtwdev, R_AX_TX_SUB_CARRIER_VALUE, mac_idx); in rtw8852a_set_channel_mac()
713 u32 chk_rate = rtw89_mac_reg_by_idx(rtwdev, R_AX_TXRATE_CHK, mac_idx); in rtw8852a_set_channel_mac()
1386 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_CTRL, mac_idx); in rtw8852a_set_txpwr_ul_tb_offset()
1389 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_1T, mac_idx); in rtw8852a_set_txpwr_ul_tb_offset()
1392 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_2T, mac_idx); in rtw8852a_set_txpwr_ul_tb_offset()
H A Drtw8852c.c613 u32 rf_mod = rtw89_mac_reg_by_idx(rtwdev, R_AX_WMAC_RFMOD, mac_idx); in rtw8852c_set_channel_mac()
614 u32 sub_carr = rtw89_mac_reg_by_idx(rtwdev, R_AX_TX_SUB_CARRIER_VALUE, mac_idx); in rtw8852c_set_channel_mac()
615 u32 chk_rate = rtw89_mac_reg_by_idx(rtwdev, R_AX_TXRATE_CHK, mac_idx); in rtw8852c_set_channel_mac()
1660 reg = rtw89_mac_reg_by_idx(rtwdev, R_P80_AT_HIGH_FREQ_BB_WRP, phy_idx); in rtw8852c_set_channel_bb()
1864 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_1T, mac_idx); in rtw8852c_set_txpwr_ul_tb_offset()
1869 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_2T, mac_idx); in rtw8852c_set_txpwr_ul_tb_offset()
2186 reg = rtw89_mac_reg_by_idx(rtwdev, addr, mac_idx); in rtw8852c_ctrl_tx_path_tmac()
2216 reg = rtw89_mac_reg_by_idx(rtwdev, path_com[i].addr, mac_idx); in rtw8852c_ctrl_tx_path_tmac()
H A Dmac80211.c277 rtw89_mac_reg_by_idx(rtwdev, mac->rx_fltr, RTW89_MAC_0), in rtw89_ops_configure_filter()
283 rtw89_mac_reg_by_idx(rtwdev, mac->rx_fltr, RTW89_MAC_1), in rtw89_ops_configure_filter()
360 reg = rtw89_mac_reg_by_idx(rtwdev, ac_to_mu_edca_param[ac], rtwvif->mac_idx); in ____rtw89_conf_tx_mu_edca()
H A Drtw8851b.c763 u32 sub_carr = rtw89_mac_reg_by_idx(rtwdev, R_AX_TX_SUB_CARRIER_VALUE, mac_idx); in rtw8851b_set_channel_mac()
764 u32 chk_rate = rtw89_mac_reg_by_idx(rtwdev, R_AX_TXRATE_CHK, mac_idx); in rtw8851b_set_channel_mac()
765 u32 rf_mod = rtw89_mac_reg_by_idx(rtwdev, R_AX_WMAC_RFMOD, mac_idx); in rtw8851b_set_channel_mac()
1747 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_CTRL, mac_idx); in rtw8851b_set_txpwr_ul_tb_offset()
1750 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_1T, mac_idx); in rtw8851b_set_txpwr_ul_tb_offset()
1754 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_2T, mac_idx); in rtw8851b_set_txpwr_ul_tb_offset()
H A Drtw8852b.c850 u32 rf_mod = rtw89_mac_reg_by_idx(rtwdev, R_AX_WMAC_RFMOD, mac_idx); in rtw8852b_set_channel_mac()
851 u32 sub_carr = rtw89_mac_reg_by_idx(rtwdev, R_AX_TX_SUB_CARRIER_VALUE, mac_idx); in rtw8852b_set_channel_mac()
852 u32 chk_rate = rtw89_mac_reg_by_idx(rtwdev, R_AX_TXRATE_CHK, mac_idx); in rtw8852b_set_channel_mac()
1732 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_CTRL, mac_idx); in rtw8852b_set_txpwr_ul_tb_offset()
1735 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_1T, mac_idx); in rtw8852b_set_txpwr_ul_tb_offset()
1739 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_PWR_UL_TB_2T, mac_idx); in rtw8852b_set_txpwr_ul_tb_offset()
H A Dmac.h867 u32 rtw89_mac_reg_by_idx(struct rtw89_dev *rtwdev, u32 reg_base, u8 band) in rtw89_mac_reg_by_idx() function
877 return rtw89_mac_reg_by_idx(rtwdev, base + port * 0x40, mac_idx); in rtw89_mac_reg_by_port()
H A Dphy.c4604 reg = rtw89_mac_reg_by_idx(rtwdev, regs[i].addr, mac_idx); in rtw89_phy_tssi_ctrl_set_fast_mode_cfg()
4666 reg = rtw89_mac_reg_by_idx(rtwdev, regs[i].addr, mac_idx); in rtw89_phy_tssi_ctrl_set_bandedge_cfg()
4670 reg = rtw89_mac_reg_by_idx(rtwdev, R_AX_BANDEDGE_CFG, mac_idx); in rtw89_phy_tssi_ctrl_set_bandedge_cfg()
H A Dcore.c2508 rtw89_mac_reg_by_idx(rtwdev, mac->rx_fltr, RTW89_MAC_0), in rtw89_roc_start()
2530 rtw89_mac_reg_by_idx(rtwdev, mac->rx_fltr, RTW89_MAC_0), in rtw89_roc_end()
H A Dfw.c3892 rtw89_mac_reg_by_idx(rtwdev, mac->rx_fltr, RTW89_MAC_0), in rtw89_hw_scan_start()
3911 rtw89_mac_reg_by_idx(rtwdev, mac->rx_fltr, RTW89_MAC_0), in rtw89_hw_scan_complete()