Home
last modified time | relevance | path

Searched refs:regVTG0_CONTROL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h2091 #define regVTG0_CONTROL macro
H A Ddcn_3_1_5_offset.h1848 #define regVTG0_CONTROL macro
H A Ddcn_3_1_4_offset.h3106 #define regVTG0_CONTROL macro
H A Ddcn_3_2_1_offset.h1692 #define regVTG0_CONTROL macro
H A Ddcn_3_2_0_offset.h1692 #define regVTG0_CONTROL macro
H A Ddcn_3_1_6_offset.h2307 #define regVTG0_CONTROL macro