Home
last modified time | relevance | path

Searched refs:regVPG9_VPG_MEM_PWR (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h13541 #define regVPG9_VPG_MEM_PWR macro
H A Ddcn_3_1_5_offset.h13404 #define regVPG9_VPG_MEM_PWR macro
H A Ddcn_3_1_4_offset.h14618 #define regVPG9_VPG_MEM_PWR macro
H A Ddcn_3_2_1_offset.h12788 #define regVPG9_VPG_MEM_PWR macro
H A Ddcn_3_2_0_offset.h12779 #define regVPG9_VPG_MEM_PWR macro
H A Ddcn_3_1_6_offset.h14137 #define regVPG9_VPG_MEM_PWR macro