Home
last modified time | relevance | path

Searched refs:regVPG3_VPG_MEM_PWR_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h11384 #define regVPG3_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h11129 #define regVPG3_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h10185 #define regVPG3_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h10545 #define regVPG3_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h10546 #define regVPG3_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h11608 #define regVPG3_VPG_MEM_PWR_BASE_IDX … macro