Home
last modified time | relevance | path

Searched refs:regVPG2_VPG_MEM_PWR_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h11352 #define regVPG2_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h11097 #define regVPG2_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h9831 #define regVPG2_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h10513 #define regVPG2_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h10514 #define regVPG2_VPG_MEM_PWR_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h11576 #define regVPG2_VPG_MEM_PWR_BASE_IDX … macro