Home
last modified time | relevance | path

Searched refs:regUTCL2_MEM_ECC_STATUS (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_4_2.c1671 WREG32_SOC15(GC, 0, regUTCL2_MEM_ECC_STATUS, 0x3); in gfx_v9_4_2_reset_utc_err_status()
1740 data = RREG32_SOC15(GC, 0, regUTCL2_MEM_ECC_STATUS); in gfx_v9_4_2_query_utc_err_status()
1743 WREG32_SOC15(GC, 0, regUTCL2_MEM_ECC_STATUS, 0x3); in gfx_v9_4_2_query_utc_err_status()
H A Dgfx_v9_4_3.c3882 data = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regUTCL2_MEM_ECC_STATUS); in gfx_v9_4_3_inst_query_utc_err_status()
3885 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regUTCL2_MEM_ECC_STATUS, 0x3); in gfx_v9_4_3_inst_query_utc_err_status()
3989 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regUTCL2_MEM_ECC_STATUS, 0x3); in gfx_v9_4_3_inst_reset_utc_err_status()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/mmhub/
H A Dmmhub_1_8_0_offset.h2650 #define regUTCL2_MEM_ECC_STATUS macro
H A Dmmhub_1_7_offset.h4498 #define regUTCL2_MEM_ECC_STATUS macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h1560 #define regUTCL2_MEM_ECC_STATUS macro
H A Dgc_9_4_2_offset.h6764 #define regUTCL2_MEM_ECC_STATUS macro