Home
last modified time | relevance | path

Searched refs:regSPI_WAVE_LIMIT_CNTL_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h3305 #define regSPI_WAVE_LIMIT_CNTL_BASE_IDX … macro
H A Dgc_9_4_3_offset.h5537 #define regSPI_WAVE_LIMIT_CNTL_BASE_IDX … macro
H A Dgc_11_0_0_offset.h7413 #define regSPI_WAVE_LIMIT_CNTL_BASE_IDX … macro
H A Dgc_11_0_3_offset.h7727 #define regSPI_WAVE_LIMIT_CNTL_BASE_IDX … macro