Home
last modified time | relevance | path

Searched refs:regRLC_CGCG_CGLS_CTRL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dgfx_v9_4_3.c1298 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CGCG_CGLS_CTRL, 0); in gfx_v9_4_3_xcc_rlc_resume()
2338 def = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CGCG_CGLS_CTRL); in gfx_v9_4_3_xcc_update_coarse_grain_clock_gating()
2347 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CGCG_CGLS_CTRL, data); in gfx_v9_4_3_xcc_update_coarse_grain_clock_gating()
2356 def = data = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CGCG_CGLS_CTRL); in gfx_v9_4_3_xcc_update_coarse_grain_clock_gating()
2361 WREG32_SOC15(GC, GET_INST(GC, xcc_id), regRLC_CGCG_CGLS_CTRL, data); in gfx_v9_4_3_xcc_update_coarse_grain_clock_gating()
2459 data = RREG32_KIQ(SOC15_REG_OFFSET(GC, GET_INST(GC, 0), regRLC_CGCG_CGLS_CTRL)); in gfx_v9_4_3_get_clockgating_state()
H A Dgfx_v11_0.c1999 WREG32_SOC15(GC, 0, regRLC_CGCG_CGLS_CTRL, 0); in gfx_v11_0_rlc_resume()
4835 def = data = RREG32_SOC15(GC, 0, regRLC_CGCG_CGLS_CTRL); in gfx_v11_0_update_coarse_grain_clock_gating()
4850 WREG32_SOC15(GC, 0, regRLC_CGCG_CGLS_CTRL, data); in gfx_v11_0_update_coarse_grain_clock_gating()
4899 def = data = RREG32_SOC15(GC, 0, regRLC_CGCG_CGLS_CTRL); in gfx_v11_0_update_coarse_grain_clock_gating()
4908 WREG32_SOC15(GC, 0, regRLC_CGCG_CGLS_CTRL, data); in gfx_v11_0_update_coarse_grain_clock_gating()
5105 data = RREG32_SOC15(GC, 0, regRLC_CGCG_CGLS_CTRL); in gfx_v11_0_get_clockgating_state()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_2_offset.h4976 #define regRLC_CGCG_CGLS_CTRL … macro
H A Dgc_9_4_3_offset.h6488 #define regRLC_CGCG_CGLS_CTRL … macro
H A Dgc_11_0_0_offset.h9888 #define regRLC_CGCG_CGLS_CTRL … macro
H A Dgc_11_0_3_offset.h10500 #define regRLC_CGCG_CGLS_CTRL … macro