Home
last modified time | relevance | path

Searched refs:regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h8849 #define regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_1_5_offset.h8610 #define regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_1_4_offset.h7908 #define regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_2_1_offset.h7982 #define regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_2_0_offset.h7983 #define regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL macro
H A Ddcn_3_1_6_offset.h9073 #define regOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL macro