Home
last modified time | relevance | path

Searched refs:regOTG0_OTG_STATUS_HV_COUNT_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h8818 #define regOTG0_OTG_STATUS_HV_COUNT_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h7951 #define regOTG0_OTG_STATUS_HV_COUNT_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8581 #define regOTG0_OTG_STATUS_HV_COUNT_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h7877 #define regOTG0_OTG_STATUS_HV_COUNT_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h7952 #define regOTG0_OTG_STATUS_HV_COUNT_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9042 #define regOTG0_OTG_STATUS_HV_COUNT_BASE_IDX … macro