Home
last modified time | relevance | path

Searched refs:regOTG0_OTG_H_TIMING_CNTL_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h8762 #define regOTG0_OTG_H_TIMING_CNTL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8525 #define regOTG0_OTG_H_TIMING_CNTL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h7821 #define regOTG0_OTG_H_TIMING_CNTL_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h7895 #define regOTG0_OTG_H_TIMING_CNTL_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h7896 #define regOTG0_OTG_H_TIMING_CNTL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h8986 #define regOTG0_OTG_H_TIMING_CNTL_BASE_IDX … macro