Home
last modified time | relevance | path

Searched refs:regOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h8928 #define regOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX macro
H A Ddcn_3_1_5_offset.h8689 #define regOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX macro
H A Ddcn_3_1_4_offset.h7985 #define regOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX macro
H A Ddcn_3_2_1_offset.h8059 #define regOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX macro
H A Ddcn_3_2_0_offset.h8060 #define regOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX macro
H A Ddcn_3_1_6_offset.h9152 #define regOTG0_OTG_GLOBAL_CONTROL0_BASE_IDX macro