Home
last modified time | relevance | path

Searched refs:regOTG0_OTG_COUNT_RESET_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h8822 #define regOTG0_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h8585 #define regOTG0_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h7881 #define regOTG0_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h7955 #define regOTG0_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h7956 #define regOTG0_OTG_COUNT_RESET_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h9046 #define regOTG0_OTG_COUNT_RESET_BASE_IDX … macro