Home
last modified time | relevance | path

Searched refs:regMPC_RMU_MEM_PWR_CTRL_BASE_IDX (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h7540 #define regMPC_RMU_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h7303 #define regMPC_RMU_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h14283 #define regMPC_RMU_MEM_PWR_CTRL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h7764 #define regMPC_RMU_MEM_PWR_CTRL_BASE_IDX … macro