Home
last modified time | relevance | path

Searched refs:regMPC_OUT1_CSC_C31_C32_B_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h7478 #define regMPC_OUT1_CSC_C31_C32_B_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h7237 #define regMPC_OUT1_CSC_C31_C32_B_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h14221 #define regMPC_OUT1_CSC_C31_C32_B_BASE_IDX … macro
H A Ddcn_3_2_1_offset.h6891 #define regMPC_OUT1_CSC_C31_C32_B_BASE_IDX … macro
H A Ddcn_3_2_0_offset.h6892 #define regMPC_OUT1_CSC_C31_C32_B_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h7698 #define regMPC_OUT1_CSC_C31_C32_B_BASE_IDX … macro