Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h7235 #define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B macro
H A Ddcn_3_1_5_offset.h6994 #define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B macro
H A Ddcn_3_1_4_offset.h13906 #define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B macro
H A Ddcn_3_2_1_offset.h5520 #define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B macro
H A Ddcn_3_2_0_offset.h5521 #define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B macro
H A Ddcn_3_1_6_offset.h7455 #define regMPCC_OGAM3_MPCC_OGAM_RAMA_START_BASE_CNTL_B macro