Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h6877 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G macro
H A Ddcn_3_1_5_offset.h6636 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G macro
H A Ddcn_3_1_4_offset.h13548 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G macro
H A Ddcn_3_2_1_offset.h5162 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G macro
H A Ddcn_3_2_0_offset.h5163 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G macro
H A Ddcn_3_1_6_offset.h7097 #define regMPCC_OGAM1_MPCC_OGAM_RAMA_START_BASE_CNTL_G macro