Home
last modified time | relevance | path

Searched refs:regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G (Results 1 – 6 of 6) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h6715 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G macro
H A Ddcn_3_1_5_offset.h6474 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G macro
H A Ddcn_3_1_4_offset.h13386 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G macro
H A Ddcn_3_2_1_offset.h5000 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G macro
H A Ddcn_3_2_0_offset.h5001 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G macro
H A Ddcn_3_1_6_offset.h6935 #define regMPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G macro